




Hewlett Packard
Enterprise

UEFI and RISC-V

Abner Chang, Dong Wei

The UEFI Forum Organization



BOARD OF DIRECTORS

MARK DORAN President Intel 	DONG WEI Vice President Hewlett Packard Enterprise 	JEFF BOBZIN Secretary Insyde Software 	BILL KEOWN Treasurer Lenovo
GARY SIMPSON Advanced Micro Devices, Inc. 	STEFANO RIGHI American Megatrends, Inc. 	ANDREW FISH Apple 	RICHARD HOLMBERG Dell
LAN WANG HP, Inc. 	JEREMY KERR IBM 	TOBY NIXON Microsoft 	DICK WILKINS Phoenix Technologies

UEFI Technology




Platform Initialization (PI)

- Interfaces produced & consumed by firmware only; promote interoperability between firmware components

UEFI


- Pre-OS (and limited runtime program interfaces) between UEFI Applications (incl. OSes)/UEFI Drivers and system firmware



ACPI Technology



- Static tables and primary runtime interpreted control methods provided by system firmware to the OS for system configuration, power management and error handling
- Processor architecture agnostic



UEFI & ACPI History



UEFI History

- 1995 ▶ HP/Intel needed a boot architecture for Itanium servers that overcame BIOS PC-AT limitations
- 1997 - 2000 ▶ Intel created EFI with HP and others in the industry, made it processor agnostic (x86, ia64)
- 2004 ▶ **tianocore.org**, open source EFI community launched
- 2005 ▶ **Unified EFI (UEFI)**
The UEFI Forum, with 11 promoters, was formed to standardize EFI, extended to x64
- 2009 ▶ **UEFI extended to ARM AArch32**
- 2012 ▶ Windows 8 and ubiquitous native UEFI adoption for client PCs (Boot Performance, Secure Boot focused)
- 2013 ▶ Linux Distros extended support for UEFI Secure Boot. First Linux Foundation hosted UEFI Plugfest. **UEFI v2.4 extended to ARM AArch64.**


ACPI History

- 1996 ▶ Intel/Microsoft/Toshiba created ACPI 1.0 for 16 and 32 bit PC client devices
- 2000 ▶ Compaq/Intel/Microsoft/Phoenix/Toshiba publishes ACPI 2.0 for 64-bit support as well as support for multiprocessor workstations and servers
- 2004 ▶ HP/Intel/Microsoft/Phoenix/Toshiba published ACPI 3.0 further enhancing the spec to support both client and server systems
- 2009 ▶ ACPI 4.0 is published providing additional support for both client and server systems
- 2011 ▶ **Hardware-reduced ACPI model** was introduced into the published ACPI 5.0 spec to include the support for **SoC devices**. **ARM specific** descriptions are also introduced
- 2013 ▶ **ACPI Asset transferred to the UEFI Forum.**



UEFI as the converged firmware infrastructure

- 2014 ▶ **ACPI v5.1 for ARM AArch64 support** (e.g., ARM SBSA/SBBR servers)
- 2015 ▶ **UEFI v2.5, PI v1.4, ACPI v6.0 for NVDIMM support**
- 2016 ▶ **Ready for RISC-V?**





UEFI/PI Execution Phases



RISC-V UEFI Port on EDKII (EFI Development Kit II)


OVMF (Open Virtual Machine Firmware) RISC-V Package on QEMU



UEFI/PI Execution Phases



FD, Flash Device (ROM)



UEFI/PI Execution Phases

0xF...FFFFFFF




- RISC-V image relocation for XIP image.



ELF to PE COFF convertor
- RISC-V ELF to PE COFF
- Handle RISC-V relocation

Device (ROM)



ProcessorBinding.h (datatype alignment)

```

typedef unsigned long long  UINT64 __attribute__((aligned(8)));
typedef long long          INT64 __attribute__((aligned(8)));
typedef unsigned int       UINT32 __attribute__((aligned(4)));
typedef int                INT32 __attribute__((aligned(4)));
typedef unsigned short     UINT16 __attribute__((aligned(2)));
typedef unsigned short     CHAR16 __attribute__((aligned(2)));
typedef short              INT16 __attribute__((aligned(2)));

```

RISC-V Machine Mode

RISC-V Hypervisor Mode

RISC-V Supervisor Mode

RISC-V User Mode

Generate Reset Vector VTF for RISC-V

- Generate EFI image PECOFF

- PECOFF RISC-V relocation type.

- ProcessorBinding (structure alignment, variable alignment)

- Prepare Temporary memory

C Compiler

-fpack-struct=8

ELF to PECOFF

PECOFF Target Machine Type


- 0x1234 for RISC-V 32
- 0x1235 for RISC-V 64

ELF to PECOFF

ELF relocation type to EFI IMAGE relocation type (PECOFF)

RISC-V Reset Vector (0xF...FF00)

SEC to PEI handoff





Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)





Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)




Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)




Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)





Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)






Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases



FD, Flash Device (ROM)




Power on → [...Platform initialization...] → [...OS boot...] → Shutdown

UEFI/PI Execution Phases




FD, Flash Device (ROM)



Power on → [....Platform initialization..] → [....OS boot...] → Shutdown

UEFI/PI Execution Phases





RISC-V QEMU

- QEMU RISC-V PC/AT board
Built up RISC-V PC/AT board on QEMU with some PC peripherals.
- QEMU PC/AT memory map devices (CMOS, PM, PCI and other devices)
Changed these PC peripherals to memory map I/O device because RISC-V uses memory map I/O.
- RISC-V machine mode on RISC-V QEMU port
Implemented RISC-V machine mode on RISC-V QEMU port.




Issues

- How PE COFF support High 20bit/ Low 12bit relocations

```
Temp = &mRootBridgeDevicePathTemplate
```

```
lui    a5, %hi (mRootBridgeDevicePathTemplate)
add    a1, a5, %lo (mRootBridgeDevicePathTemplate)
```



- RISC-V relocation in GNU link
When relative offset < 0x800, it forces to use X0 (hard wired to 0) as base address. This results in inconsistent register usage when load the target address.
- GNU link Optimization (no-relax support)
When relative offset < 0x800, it deletes AUIPC op-code.

```
Call Function -> auipc t0, 20-bit // U-type integer
                 jalr t0, 12-bit // I-type integer
```



We need more in RISC-V spec

- Timer, add periodical timer CSR
- RTC, provide date, time, year and alarm CSR
- PI Management Mode support
- MP support
- ACPI support
- Reset mechanism



UEFI/PI spec change for RISC-V

UEFI spec change for RISC-V

- 2.1.1. UEFI Images
- 2.3. Calling Conventions
- 2.3. RISC-V 32 (64) Platforms
- 17.2 EFI Debug Support Protocol

PI spec change for RISC-V

- Volume 1 : 5.4 RISC-V PEI Services Table Retrieval
- Volume 3 : PI Status code



Next step

- PE COFF image machine type for RISC-V
- PE COFF image relocation type for RISC-V
- EDKII RISC-V code review and commit
- QEMU RISC-V code review and commit
- GNU Link code change review and commit
- EDKII RISC-V OVMF: Add ACPI support
- QEMU : Keyboard/USB/ACPI on QEMU RISC-V PC/AT board
- QEMU : Boot to Linux on RISC-V UEFI port



Hewlett Packard
Enterprise

Thank you

abner.chang@hpe.com

dong.wei@hpe.com