The initial capital is Core-V, a new family of open-source cores in the RISC-V architecture designed for integration into system circuits.
Pulp, an already existing core from ETH Zurich and the Bologna University, becomes a first member of the Core-V family.
Core-V will be developed within the non-profit organization OpenHW Group which has thirteen founders: Alibaba, Bluespec, CMC, Embecosm, ETH Zurich, Greenwaves, Imperas, Metrics, Mythic AI, NXP, Onespin, Silicon Labs and Thales. Additional sponsors are on their way and OpenHW Group believes that they should be a total of 25 before the end of the year.
To read more, please visit: http://etn.se/index.php/65895. Please note that the original article is in Swedish.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy