Join Us at RISC-V Summit Europe in Munich, Germany | June 24-28

In the News

RISC-V Xmas Gifts: SiFive Emits Vector-Enabled Cores, Western Digital Teases New SweRVs, VxWorks Hugs ISA, Samsung Rolls It Into 5G | Chris Williams, The Register

By RISC-V Community NewsDecember 17, 2019May 12th, 2021No Comments

RISC-V Xmas gifts: SiFive emits vector-enabled cores, Western Digital teases new SweRVs, VxWorks hugs ISA, Samsung rolls it into 5G…

More stuff that’ll get under Arm’s skin

article: https://www.theregister.co.uk/2019/12/10/riscv_sifive_western_digital/

Previous PostRISC-V Grows Globally As An Alternative To Arm And Its License Fees | Dean Takahashi, VentureBeat
Next PostMicrochip Announces First RISC-V-Based SoC FPGA To Use Half The Power Of Other FPGAs | Lisa Boneta, All About Circuits

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.