RBC Article: How Scientists And Startups Compromised Intel’s Hegemony

“RISC-V will determine the development of the computer industry for the next 50 years,” Rick O’Connor, executive director of the RISC V Foundation, in a conversation with RBC magazine, is full of optimism about the prospects for technology. RISC-V instruction set architecture (instruction set algorithm – ISA)  is the basic instruction set with which the processor works: ISA connects the elements of the core, determines the programmable part of the…

Read More...

Hackaday Article: Programming A RISC-V Softcore With Ada

We were contacted by [morbo] to let us know about a project on the AdaCore blog that concerns programming a PicoRV32 RISC-V softcore with Ada. The softcore itself runs on a Lattice ICE40LP8K-based TinyFPGA-BX FPGA board, which we have covered in the past.The blog post describes how to use the Community edition of the GNAT Ada compiler to set up the development environment, before implementing a simple example project that controls a strip of…

Read More...

Hackaday Article: New Part Day: The RISC-V Chip With Built-In Neural Networks

After exploring a few random online shops one day, [David] (thanks for sending this in, by the way) ran across a very interesting chip. It’s a dual-core, RISC-V chip running at 400MHz. There’s 6 MB of SRAM on the CPU, and there’s 2MB for convolutional neural network acceleration. There is, apparently, WiFi on some versions. There are already SDKs available on GitHub, and a bare chip costs a dollar or two….

Read More...

Codasip Studio And Codasip Codespace 7.2 Available

Codasip is pleased to announce the availability of Codasip Studio and Codasip CodeSpace 7.2.0.Key features of this release: assembler section renamed to assembly Introduced WhatsNew section to Dashboard Introduced LLVM 6.0.1 and Gnu-binutils 2.30 Full changelog is available at: https://support.codasip.com/downloads/changelog/The release is available in the Downloads section of our website: https://support.codasip.com/downloads/software/ To read more, please visit: https://www.codasip.com/2018/10/04/codasip-studio-and-codasip-codespace-7-2-available/.

Read More...

AB Open Article: CRU: FOSSi Growth Scares Arm, Verilator 4.0 Launched, And More

Storage giant Western Digital has published full instructions for building the Gnome Desktop variant of the Fedora Linux distribution for RISC-V, targeting the SiFive HiFive Unleashed development board.As part of Western Digital’s push to ship more than a billion RISC-V cores per year, as it moves away from proprietary architectures for its storage processing products, the company has been working heavily on development surrounding the open instruction set architecture. As part…

Read More...

Prisma News Article: The 11th FOSSCOMM 2018 Conference In Heraklion

FOSSCOMM (Free and Open Source Software Communities Meeting) is the pan-Hellenic conference of free software and open source software communities . The conference covers a variety of topics from technical issues and workshops to legal and policy issues related to free / open software etc. It has been held every year since 2008 and has been organized in 6 different cities. The event is organized by volunteers and is funded through sponsorships and donations.This year, the conference will be held in Heraklion,…

Read More...

EETAsia Article: TSMC To Start 5nm Production In April

TSMC taped out its first chip in a process making limited use of extreme ultraviolet lithography and will start risk production in April on a 5-nm node with full EUV. Separately, the foundry forged partnerships with four partners to support online services for back-end chip design.The foundry’s update showed that area and power gains continue in its leading-edge nodes, but chip speeds are no longer advancing at their historic rate….

Read More...

Anue News Article: RISC-V Architecture Products Stabilized Shipments, Jingxinke’s Share Price Broke Through The Monthly Line Back Pressure

China’s FPGA plant Gaoyun Semiconductor adopted the RISC-V architecture, expecting to launch samples this November. Gaoyun Semiconductor will begin mass production shipments in the first half of next year. Jingxin will also start mass production and start to drive growth. The Jingzin Branch’s legal representative said that Jingxin Branch will benefit from a continuous and stable shipment of RISC-V architecture products, and the increase in customer volume production will drive an…

Read More...

PacktPub Article: A Libre GPU Effort Based On RISC-V, Rust, LLVM And Vulkan By The Developer Of An Earth-Friendly Computer

An open-source libre GPU project is under the works by Luke Kenneth Casson Leighton. He is the hardware engineer who developed the EOMA68, an earth-friendly computer.The project already has access to $250k USD in funding. The basic idea for this “libre GPU” is to use a RISC-V processor.The GPU will be mostly software-based. It will leverage the LLVM compiler infrastructure and utilize a software-based Vulkan renderer to emit code and…

Read More...

SiFive Welcomes Former Tesla Executive To Lead Global Growth Strategy

SiFive, the leading provider of commercial RISC-V processor IP, today announced the appointment of Keith Witek as Senior Vice President of Corporate Development and General Counsel.“SiFive is creating and driving new technologies and business models to ensure that everyone has affordable access to RISC-V component and system development capabilities,” said Witek. “I’m excited to be a part of this team, as we continue to collaborate extensively across a wide range…

Read More...