Skip to main content

RISC-V Summit Europe 2025 · Paris, France - 12-15 May · Learn More

search
Ecosystem News

Andes Announces New RISC-V Processors: Superscalar 45-Series with Multi-core Support and 27-Series with Level-2 Cache Controller | Andes Technology

By November 30, 2020No Comments

Read the full press release.[/vc_column_text][/vc_column][/vc_row]]]>

Subscribe for updates, event info, webinars, and the latest community news

About
Technical Steering Committee
Board of Directors
FAQ
Contact Us
About RISC-V
History of RISC-V
Blog
News
Announcements
Genealogy
Policies
Privacy Policy
Code of Conduct
Antitrust Policy
Brand Guidelines
Specification
Ratified
Under Development
Contribute
Developers
Get Started
Training
Development Partners
Developer Boards
Labs
Mentorship
Technical Wiki
Industries
Automotive
Artificial Intelligence
Case Studies
Exchange
Landscape
Software Ecosystem Dashboard
Events
RISC-V Summit
Calendar
Videos
Community Meetings
Members
Current Members
Resources
Recognition
Resources
Get RISC-V Gear
Join RISC-V International
Becoming a member of RISC-V International allows companies and individuals to actively influence the development of an open, royalty-free instruction set architecture, driving innovation in custom processor designs.
JOIN NOW