Skip to main content
Ecosystem News

WARP-V: A RISC-V CPU Core Generator Supporting MIPS ISA | Abhishek Jadhav, CNX Software

If you have been working on open standard RISC-V ISA CPU cores, there is a high chance that you have come across WARP-V. For newbies, WARP-V is a RISC-V CPU core generator written in TL-Verilog (Transaction-Level Verilog) that supports not only RISC-V but also MIPS ISA. WARP-V has been in discussion for a while due to its unparalleled architectural scalability in a small amount of code.

Read the full article here.