Skip to main content

CORE-V CVA6 is a RISC-V CPU that can boot an embedded Linux image.

RISC-V is an open source, extensible Instruction Set Architecture (ISA) that has gained a lot of popularity in the past few years. One of RISC-V’s key features is that it boasts an overall architecturally neutral design with floating-point support, a load-store architecture, sign extension acceleration, and multiplexer simplification. This makes RISC-V a cost-effective option for soft processors on FPGAs. Linux-capable RISC-V CPUs have been of interest since the introduction of the RISC-V ISA, and some really great options such as CORE-V CVA6 have been popping up on GitHub.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.