BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//RISC-V International - ECPv6.15.17.1//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:RISC-V International
X-ORIGINAL-URL:https://riscv.org
X-WR-CALDESC:Events for RISC-V International
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:Europe/Berlin
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20250330T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20251026T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20260329T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20261025T010000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
TZNAME:CEST
DTSTART:20270328T010000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
TZNAME:CET
DTSTART:20271031T010000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=Europe/Berlin:20260327T110000
DTEND;TZID=Europe/Berlin:20260327T130000
DTSTAMP:20260413T193345
CREATED:20260316T170939Z
LAST-MODIFIED:20260316T170939Z
UID:10002296-1774609200-1774616400@riscv.org
SUMMARY:Introduction to Design Verification
DESCRIPTION:Hosted by: Barcelona Supercomputing Center & 10xEngineers\nThis webinar is perfect for engineering professionals\, graduate students in digital design\,\nand anyone interested in understanding the verification process that ensures reliable\,\nhigh-quality digital systems. No prior verification experience required—just bring your\ncuriosity and passion for digital design. \nWhat You’ll Learn: \nVerification Fundamentals\n•Introduction to IP Core Verification and its critical role\n•Understanding the design cycle and verification’s place within it\n•Pre-silicon vs. post-silicon verification approaches\n•Levels of verification and testbench strategies \nVerification Fundamentals\n•Introduction to IP Core Verification and its critical role\n•Understanding the design cycle and verification’s place within it\n•Pre-silicon vs. post-silicon verification approaches\n•Levels of verification and testbench strategies \nProgress & Metrics\n•Measuring verification progress effectively\n•Key metrics for tracking coverage and quality\n•Common myths vs. reality in verification\n•Career pathways and growth opportunities \nREGISTER for FREE
URL:https://riscv.org/event/introduction-to-design-verification/
LOCATION:Webinar
CATEGORIES:Community Events
ATTACH;FMTTYPE=image/png:https://riscv.org/wp-content/uploads/2026/03/BCS_Design-Verification-Webinar.png
END:VEVENT
END:VCALENDAR