RISC-V Cores

Edit on GitHub

This content is reproduced for convenience from the GitHub Wiki page on this topic.

The original page is available at:

https://github.com/riscv/riscv-wiki/wiki/RISC-V-Cores-and-SoCs

RISC-V Cores and SoC Overview

This document captures the status of various cores and SoCs that endeavor to implement the RISC-V specification. Note that none of these cores/SoCs have passed the in-development RISC-V compliance suite.

Please add to the list and fix inaccuracies.

Cores

Rocket

ORCA

PULPino

OPenV/mriscv

VexRiscv

Roa Logic RV12

SCR1

SoCs

Rocket Chip

LowRISC

Briey

Chips

Include a chip if it has been fabricated and is either available for sale, available for preorder, or running production workloads internally, and if it has at least one RISC-V hard core (no FPGAs, but non-"SoC" products with controller cores are allowed).

FE310-G000

Emulators and Simulators

TODO: Flesh out these entries