A Memory Consistency Model For RISC-V Formally Evaluated with TriCheck

Caroline Trippel Princeton University

November 29, 2016

Caroline Trippel, Yatin Manerkar, Daniel Lustig, Michael Pellauer, and Margaret Martonosi. "TriCheck: Memory Model Verification at the Trisection Software, Hardware, and ISA". In *Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems* (ASPLOS '17).



Role of the Instruction Set Architecture (ISA)

- Introduced in 1964 by IBM

 1 set of software
 >1 hardware implementations

 Definitive spec. of hardware as seen by software:

 Fewer ordering primitives

 (e.g., fences/barriers)
 More ordering primitives

 (e.g., fences/barriers)
 (e.g., fences/barriers)
 - Specification of what hardware must implement
 - Target for compiler translation

PRINCETON

NIVERSITY



Our Work: Memory Consistency Model Verification





Memory Models Bugs Observed in Practice

ARM Read-after-Read Hazard [Alglave et al. TOPLAS '14]

- Ambiguous ISA spec. regarding same-address $Ld \rightarrow Ld$ ordering
 - ARM compilers did not insert synchronization primitives (e.g., fences/barriers)
 - Some ARM implementations relaxed same-address Ld→Ld ordering (e.g., Cortex-A9, Snapdragon 805)
- C/C++ atomics require same-address Ld \rightarrow Ld ordering
 - ARM issued errata¹: Rewrite compilers to insert fences (with performance penalties)

We've identified and characterized flaws in the current RISC-V memory model (i.e., the memory model defined in the current manual) [Trippel et al. ASPLOS '17]



Note that the modifications to fix these issues will be mostly compatible with current implementations.

Outline

- Role of Memory Models in ISAs
- What Should We Require From the Hardware?
- What Fences/Barriers Do We Need to Support C/C++?
- TriCheck Framework for Full-Stack Memory Model Verification
- On-Going Work & Conclusions



Sequential Consistency

- Memory models specify the allowed behavior of a multithreaded program executing with shared memory
- First defined by [Lamport 1979], execution is the same as if: (R1) Memory ops of <u>each processor</u> appear in program order
 (R2) Memory ops of <u>all processors</u> were executed in some global sequential order



Two Categories of Memory Model Relaxation

<u>Preserved Program Order</u>: Defines program orderings that hardware must preserve by default

Store Atomicity: Defines order in which stores become visible to cores

- Multiple-copy atomic: E.g., monolithic memory
 - All cores see store simultaneously
- Read-Own-Write-Early-multiple-copy atomic: E.g., private store buffer
 - Storing core can read its own store before other cores
 - Stores made visible to all remote cores simultaneously
- Non-multiple-copy atomic: E.g., shared store buffer
 - Storing core can read its own store before other cores
 - Store is made visible to some remote cores before others



RISC-V Proposed Preserved Program Order and Store Atomicity

Preserved Program Order:



Store Atomicity:

Non-multiple-copy atomic:

- Storing core can read its own store before other cores
- Store is made visible to some remote cores before others





Why Allow Non-Multiple-Copy Atomic Stores?

- Commercial ISAs allow non-multiple-copy atomic stores (e.g. ARM, POWER)
- RISC-V is intended to be integrated with other vendor ISAs
- Potential deployment in non-multiple-copy atomic memory systems
- If sharing memory system, awareness that stores may be observed in orders that differ from other cores



Outline

- Role of Memory Models in ISAs
- What Should We Require From the Hardware?
- What Fences/Barriers Do We Need to Support C/C++?
- TriCheck Framework for Full-Stack Memory Model Verification
- On-Going Work & Conclusions



Fences to Restore Multiple-Copy Atomicity



Atomic Memory Systems



Other Fences/Barriers/Ordering Primitives

- Baseline Memory Model
 - PPO requires same-address R-R order to be maintained
 - PPO requires order to be maintained between most dependent instructions
 - Predecessor-/Successor-Cumulative F RW, RW; F IO, IO; F IORW, IORW
- Baseline + Atomics Extension
 - Predecessor-Cumulative F RW, W



Outline

- Role of Memory Models in ISAs
- What Should We Require From the Hardware?
- What Fences/Barriers Do We Need to Support C/C++?
- TriCheck Framework for Full-Stack Memory Model Verification
- On-Going Work & Conclusions



TriCheck Full-Stack Verification Framework



PRINCETON UNIVERSITY

TriCheck Full-Stack Verification Framework





TriCheck Full-Stack Verification Framework







RISC-V Base: Lack of Cumulative Fences

 Initial conditions: x=0, y=0

 T0
 T1
 T2

 a: sw x1, (x5)
 b: lw x2, (x5)
 e: lw x3, (x6)

 c: fence rw, w
 f: fence r, rw

 d: sw x2, (x6)
 g: lw x4, (x5)

Outline

- Role of Memory Models in ISAs
- What Should We Require From the Hardware?
- What Fences/Barriers Do We Need to Support C/C++?
- TriCheck Framework for Full-Stack Memory Model Verification
- On-Going Work & Conclusions



On-Going Work & Conclusions

- We have formulated an English language diff. of the current spec. with our proposed changes
- Currently we are constructing a formal model in Herd [Alglave et al., TOPLAS '14] of our proposed memory model modifications
- Memory model design choices are complicated and involve reasoning about the subtle interplay between many diverse features
- Defining an ISA specification in light of the evaluation of a single microarchitecture is not sufficient
- TriCheck is generalizable to any ISA and uncovered/quantified flaws in the RISC-V memory mode.



ctrippel@princeton.edu http://check.cs.princeton.edu/



RISC-V Base+A: Lack of Transitive Releases

Initial conditions : x=0, y=0		
TO	T1	T2
a: sw x1, (x5)	b: lw x2, (x5)	d: amoadd.w.aq x0, x3, (x6)
	c: amoswap.w.rl x2, x0, (x6)	e: lw x4, (x5)
Forbidden HLL Outcome : x1=1, x2=1, x3=1, x4=0		

- Base+A RISC-V ISA lacks transitive releases
 - i.e., RISC-V acquires do not synchronize with RISC-V releases as required by C/C++
 - AMO.rl and stronger AMO.aq.rl are both insufficeint
 - Cannot fix bugs by modifying compiler
- Our solution: redefine release operations in the Base+A RISC-V ISA to be transitive



Initial conditions: x=0, y=0 **RISC-V Base+A:** No Roach-Motel **T**0 T1 a: amoswap.w.aq.rl x1, x0, (x4) c: amoadd.w.aq.rl x0, x2, (x5) b: sw x1, (x5) d: amoadd.w.aq.rl x0, x3, (x4)Movement for SC Atomics Allowed Non-SC Outcome: x1=1, x2=1, x3=0 **Initial conditions**: x=0, y=0 RISC-V SC loads and stores require both aq and rl bits set on AMOs Operation has acquire and release semantics • Prohibits roach-motel movement • Our solution: add an sc bit for implementing AMO.aq.sc and AMO.rl.sc instructions which are capable of implementing C/C++ SC loads and stores Bugs Overly Strict Equivalent 90 75 Test Variations 60 45 30 15 0 WR rWR nWR A9like WR rWR WM-MM MMM MM MM nWR MMr A9like µSpec Model: Variation: riscv-curr riscv-curr sb mp Litmus test:

ISA:

RISC-V Baseline + Atomics (Base+A)

1

RISC-V Base: Same Address **Initial conditions**: x=0, y=0 T0 T1 $Ld \rightarrow Ld Re-Ordering$ a: sw x1, (x5) c: lw x3, (x5) b: sw x2, (x5)d: lw x4, (x5) Base RISC-V ISA includes F R, R Possible to fix bugs by modifying compiler with potential performance penalty • 20.3% preliminary estimate of fence insertion performance penalty for ARM • <u>Our solution</u>: modify Base RISC-V memory model to require same-address Ld \rightarrow Ld ordering 180085 18 0485 18 DUBS ■ Bugs ■ Overly Strict ■ Equivalent 90 75 Test Variations 60 45 30 15 0 µSpec Model: WR rWR rWM rMM nWR nMM A9 Our current RISC-V proposal elimites F R, R from the RISC-V Base ISA, and requires Variation: riscv-curr hardware to enforce same-address $Ld \rightarrow Ld$ Litmus test: corr PRINC order by default. UNIVEF ISA: RISC-V Baseline (Base)

Re-ordering Dependent Operations

- RISC-V does not require ordering for dependent instructions
- Many commercial ISAs x86, ARM, Power respect dependencies
 - Can also be used as lightweight synchronization
- Explicit synchronization/fences needed when dependency ordering is required but not enforced by default, e.g., Linux
 - Macro read_barrier_depends() optionally inserts a barrier
 - Inserts a fence for Alpha, which does not respect dependencies¹
 - Inserts nothing for RISC-V, which does not respect dependencies²
- <u>Our solution</u>: modify Base RISC-V memory model to require the preservation of dependency orderings.

¹Linus Torvalds et al. Linux kernel, 2016. https: //github.com/torvalds/linux/blob/master/arch/alpha/include/asm/barrier.h ²RISC-V Foundation. RISC-V port of Linux kernel, 2016. https://github.com/riscv/riscv-linux/blob/master/rch/riscv/include/asm/barrier.h



ctrippel@princeton.edu http://check.cs.princeton.edu/

