Towards Thousand-Core RISC-V Shared Memory Systems

Quan Nguyen Massachusetts Institute of Technology 30 November 2016

l'IT.



Outline

- The Tardis cache coherence protocol
 - Example
 - Scalability advantages
- Thousand-core prototype
- RISC-V and Tardis



Tardis

- A new cache coherence protocol
- Enforces consistency through timestamps
- Key idea: logical leases
 - Timestamps wts and rts: start and end of lease
 - Processors keep timestamp pts in register



Xiangyao Yu and Srinivas Devadas, "Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory", PACT 2015.

Block diagram



Metadata per cache line

Client: A state: M wts: 1 rts: 1

- Use ordinary MESI states

- Tracks only the exclusive owner
- Tracks most recent lease





- Core 0 stores A
- Manager leases A
 Sets owner, wts, rts
- Core 0:
 - Gets A with [wts, rts] = [0, 0]
 - Writes A', creates new version at [1, 1]
 - Updates its pts to 1



- Core 0 loads B
 - Sends pts to manager
- Manager leases B
 - Sets lease based on pts
 - [wts, rts] = [1, 11]
- Core 0 reads B at pts 1

Core	0:): Core 1:						
sto	re	A						
loa	d	В				_		
		store B						
	load A							
loa	load B							
Core 0						pts: 1		
	A'	st	ate: M	v	vts: 1	rts: 1		
B s			ate: S	v	vts: 1	rts: 11		
Core 1 pts: 12								
А		sta	ate: I	W	ts:	rts:		
B' sta		ate: M	wts: 12		rts: 12			
Manager								
A s	tate:	ate: M owner:		0	wts: 0	rts: 0		
B s	tate:	e: M owner:		1	wts: 12	rts: 12		

- Core 1 stores B
 Sends pts to manager
- Manager advances past Core O's lease

- [wts, rts] = [12, 12]

- Instantly grant Core 0
 exclusive ownership
- Core 1 writes B' at pts 12
- Different versions of B coexist!

Core sto loa	0: re d	A B	Core 1:			
loa	d	В			store load	B A
Core 0	1					pts: 1
	A'	st	ate: S	V	vts: 1	rts: 1
	В	st	ate: S	V	vts: 1	rts: 11
Core 1						pts: 12
A'		sta	ate: S	wts: 12		rts: 22
	B' state: M		W	rts: 12	rts: 12	
Manager						
A' st	ate: S owner:		owner:		wts: 12	rts: 22
B s	state: M owner		owner:	1	wts: 12	rts: 12

- Core 1 loads A
- Manager sends Core 0 writeback request
- Core 0 downgrades
- Core 1 receives new
 lease based on its pts
 [wts, rts] = [12, 22]
- Core 1 reads A' at pts 12

Core 0: Core 1: store A load B						
10	store load load B					
Core ()					pts: 1
	A'	st	ate: S	V	vts: 1	rts: 1
В		st	ate: S	wts: 1		rts: 11
Core 1						pts: 12
A'		st	ate: S	W	rts: 12	rts: 22
	B' state: N		ate: M	W	rts: 12	rts: 12
Manager						
A' s	state	ate: S owner:			wts: 12	2 rts: 22
В	state: M		owner:	1	wts: 12	2 rts: 12

- Core 0 loads B
- Cache hit; simply loads
 B from data cache
- Sequential order ≠ physical order

A case for scalability

- Track only one node: O(log N) storage
- No broadcast invalidations
- Timestamps not tied to core count
 - No need for synchronized real-time clocks
 - Can be compressed



Outline

- The Tardis cache coherence protocol
- Thousand-core prototype
- RISC-V and Tardis



Thousand-core shared memory systems

- Fit as many cores will fit on a ZC706
- Connect in a 3D mesh

- Aurora links, six connectors per board

- Demonstrate shared memory at scale
- Name: T-1000





Terminator 2: Judgment Day (1991) Carolco Pictures, Lightstorm Entertainment, Le Studio Canal+, and TriStar Pictures

Tardis and RISC-V

- RISC-V: clean, extensible, orthogonal, free
- Tardis supports RISC-V's release consistency
- Prototype Tardis on rocket-chip
- Chisel simplifies extending hardware



Outline

- The Tardis cache coherence protocol
- Thousand-core prototype
- RISC-V and Tardis
 - Release consistency
 - Atomic instructions
 - Synchronization (see S.M.)



Quan Nguyen, "Synchronization in Timestamp-Based Cache Coherence Protocols", S.M. thesis, MIT, 2016.

Consistency model comparison

Туре	Ordering rule	Tardis rule
SC	$X <_{p} Y \Longrightarrow X <_{s} Y$	$X <_p Y \Longrightarrow X \cdot ts Y$
RC: acquires	$acq <_{p} X \Longrightarrow acq <_{s} X$	$acq <_p X \Longrightarrow acq <_{ts} X$
RC: releases	$X <_{p} rel \Longrightarrow X <_{s} rel$	$X <_{p} rel \Longrightarrow X <_{ts} rel$
RC: sync S ∈ {acq, rel}	$S_{\chi} <_{p} S_{\gamma} \Longrightarrow S_{\chi} <_{s} S_{\gamma}$	$S_{\chi} <_{p} S_{\gamma} \Longrightarrow S_{\chi} <_{ts} S_{\gamma}$

Illii

<p: program order <s; global memory order <ts; timestamp order
16</pre>

Release consistency and Tardis

- Loosen constraint of pts with ts_{min}
- Track most recent operation with ts_{max}
- Fences: $ts_{min} \leftarrow ts_{max}$
- Track acquires/releases with ts_{rel}
 - Release: $ts_{rel} \leftarrow ts_{max}$
 - Acquire: $ts_{min} \leftarrow ts_{rel}$



Load-reserved and store-conditional

- Tardis gives neat solution to LR/SC livelock
- wts tracks cache line version
- SC success condition: wts_{Ir} == wts_{before sc}



loop:

lr.d x1, 0(C)
<do stuff to x1>
sc.d x2, x1, 0(C)
bnez x2, loop

Core 0					pts: 1		
	C'	/ts: 1	rts: 1				
Core	e 1				pts: 0		
	С	rts: 0					
Manager							
С	state:	M own	er: 0	wts: 0	rts: 0		

LR/SC example

- Core 0 performs Ir on C
 - exclusive ownership

- wts_{lr} = 0

- Core 1 performs Ir on C
 core 0 downgraded
- Core 0 performs sc
 - core 1 downgraded
 - succeeds; wts_{lr} == wts
 - writes C' at pts 1



Thanks!

• Special thanks to Xiangyao Yu and Srini Devadas for their extensive advice and input

