



# OpenSoC System Architect

*An Open Toolkit for Building High Performance SoC's*

David Donofrio<sup>1</sup>, Farzad Fatollahi-Fard<sup>1</sup>

John D. Leidel<sup>2,3</sup>, Xi Wang<sup>2</sup>, Yong Chen<sup>2</sup>

<sup>1</sup> Computer Architecture Group, Lawrence Berkeley National Laboratory

<sup>2</sup> Department of Computer Science, Texas Tech University

<sup>3</sup> Tactical Computing Laboratories, LLC



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



Lawrence Berkeley  
National Laboratory



TEXAS TECH  
UNIVERSITY.



# Overview

- Motivation
- Design Acceleration with OpenSoC System Architect
- OpenSoC Tool Chain and Design Flow
- CoreGen Backend

Great *opportunities* exist for innovation through the end of Moore's Law


# Post Moore Technology Curve

## End of Moore's Law

End of Moore's Law requires a different set of optimizations to continue performance scaling. Opportunities for additional specialization, reconfigurable computing, hardware / software co-design, etc.

## Now – 2025

Moore's Law continues through ~5 or 7nm. Beyond which diminishing returns are expected. Dark Silicon will begin to encourage specialization



## Throughout...

Continued increases in parallelism and heterogeneity will require advanced runtimes, programming environments and compiler optimizations in order to take full advantage of these new architectures

## Post Moore Scaling




New materials possibly introduced to allow continued process and performance scaling.



# Current architectures are wasteful

How far can we push performance scaling using specialization?


Only small fraction of chip area goes to computation



# Open Source Hardware

Driving the next wave of innovation

## The Rise of Open Source Software: Will Hardware Follow Suit?



- Rapid growth in the adoption and number of open source software projects
- More than 95% of web servers run Linux variants, approximately 85% of smartphones run Android variants
- Will open source hardware ignite the semiconductor industry?  
Is RISC-V the hardware industry's Linux?

GSA 2016

# Why Open Source Hardware?



- More effective vendor engagement
  - Generate *\*real\** hardware that can be measured
  - Reduced the cost of development
  - By creating and sharing open hardware (RISC-V, OpenSoC Fabric)
- Closed source IP is a major drag on innovation in all technology spaces
  - Don't need to be a big company to play – lower barrier of entry
  - Open nature enables customization at *all* levels of the design – not just at the periphery
- Lower Cost / Complexity for Development
  - Share hardware AND software stack
    - Compilers, debug, Linux ports
  - Focus NRE and license on new/innovative IP blocks
  - Stop squeezing license costs out of items that students can implement in a summer (license *\*hard\** stuff instead)

# “Those Who Don’t Remember the Past...”

- GoblinCore
  - Extensions to core RISC-V architecture for data intensive computing
- “OpenHPC”/“Project Whiskey Run”
  - Rocket-based design with multiple cores, network-on-chip, message passing, local scratchpad, and scatter/gather
- In both cases, we ended up doing a lot of the similar work to achieve only a point design
  - Why not make a generator to avoid repeating the same steps?



## GoblinCore-64






# Design Acceleration with OpenSoC System Architect

*Rapid construction of high performance, RISC-V SoC's*



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



Lawrence Berkeley  
National Laboratory




TEXAS TECH  
UNIVERSITY.



# Traditional Hardware Development

- Traditional hardware development is expensive!
- Why?
  - **Development Time**
  - **Development Resources**
- The entire development lifecycle requires months – years and non-trivial development teams
  - Completely ignoring the “wet” costs such as masks, bring-up, etc




# The Problem...

- Our current design methods separate core verification from core development
  - There are known intermediate test bench methods, but this doesn't address full-chip verification
- This is especially true when developing large-scale SoC's
  - This also ignores any potential software development required to perform the verification!
  - Compilers, debuggers, system libraries, etc
- ***Can we provide a design flow with associated tools to perform primary and secondary verification in high-level languages in order to dramatically reduce the time to solution?***

# The Solution: *OpenSoC System Architect*

- Combination of multiple tools to form a well-defined development flow for complex, RISC-V SoC's
- Support for standard RISC-V modules & custom extensions
- The output of the tool is:
  - **Pre-verified Chisel** implementation for the SoC
  - **Synthesizable verilog** implementation for the SoC
  - **LLVM compiler** implementation for the SoC





# OpenSoC Tool Chain and Flow

*Designing Complex RISC-V SoC's with Custom Design Extensions*



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



Lawrence Berkeley  
National Laboratory



TEXAS TECH  
UNIVERSITY.



# Foundational Tools:

## Chisel - A DSL for Hardware Design

A productive, flexible language for hardware design and simulation


- Increase the productivity of hardware designers
  - Chisel raises the abstraction level of hardware design
  - Introduces OOP techniques to hardware development
  - Encourages code reuse
- *Hardware Generators* are a more efficient technique for generating designs
  - New design methodology
  - Reduce waste in design
  - Reduce design time
  - Reduce risk
  - Reduce cost



# *Foundational Tools:* RISC-V Based Processors

Open source, chisel based processors based on a new ISA



- Multiple flavors
  - Out-of-order (BOOM)
  - In-Order (Rocket)
  - IoT (Z-Scale)
- Powerful features
  - 32, 64, 128-bit addressing
  - Double precision floating point
  - Vector accelerators
- Complete SW stack available
- Highly configurable
  - Only add the features you want!



# OpenSoC Fabric


An Open-Source, Flexible, Parameterized, NoC Generator

- Greater number of cores per chip driving the evolution of sophisticated on-chip networks
  - Needed new tools and techniques to evaluate tradeoffs
- Chisel-based
  - Allows high level of parameterization
    - Dimensions, topology, VCs, etc. all configurable
  - Fast, functional SW model for integration with other simulators
  - Verilog model for FPGA and ASIC flows
- Multiple Network Interfaces
  - Integrate with wide variety of existing processors
    - Tensilica, RISC-V, ARM, etc.
  - Integrate with IO devices as well




# Accelerating the Design Process

Creating a complete suite of tools for rapid processor and compiler generation



# OpenSoC Tool Chain & Flow

- OpenSoC Tool Chain & Flow consists of several integral moving parts:
  - OpenSoC System Architect Frontend
  - CoreGen IR & Backend
  - OpenSoC Fabric NoC Interconnect
  - RISC-V Standard Cores (in Chisel)
  - LLVM Compiler Infrastructure
- Users input design specs and extensions via frontend
- CoreGen ensures design correctness and continuity
  - Also generates backend Chisel and LLVM implementation
- OpenSoC Fabric “glues” all intermediate modules together with scalable NoC





# CoreGen Backend

*Maintaining coherency in the design using traditional compiler dependence analysis*



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



Lawrence Berkeley  
National Laboratory



TEXAS TECH  
UNIVERSITY.



# What is CoreGen?

- CoreGen is an integrated infrastructure that utilizes traditional compiler techniques to build and verify complex SoC designs
  - CoreGen is essentially a compiler IR for SoC design and verification
- CoreGen utilizes an intermediate representation that permits us to:
  - Build high-level optimizations and verification of SoC control and data paths
  - Build high-level descriptions of complex SoC's
  - **Automatically** build HDL representations of the SoC
  - **Automatically** build LLVM compiler backend implementations of the SoC and any extensions
  - Permits users to quickly and easily extend the SoC using new or existing IP
- The result: significant reduction in design, implementation and verification of complex SoC's




# What CoreGen is *NOT*

- CoreGen handles the high-level verification and integration of multiple HDL and high-level language constructs for SoC designs
- It also integrates the SoC compiler backend generation
- It ***DOES NOT***:
  - Handle SoC layout (this is process specific)
  - Handle MAC generation for specific external interfaces (this is process specific)
  - Handle downstream tool optimization (Verilog/VHDL)

# CoreGen IR

- CoreGen IR is a semi-strict, well formed IR that permits users & tools to construct SoC designs that can be automatically verified by the CoreGen tools
- The IR is stored in memory as C++ objects for easy processing while in use
- The IR is stored on disk in well-formed XML
- XML is not ideal, but....
  - Its easily human readable
  - Abstracts the low-level circuit details of the implementation
  - Is easily portable between machine architectures
- CoreGen IR has multiple predefined modules that can represent unique portions of the architecture
- **SoC's**
  - Analogous to a “socket” with all the contained cores, cache and modules
  - Homogeneous or heterogeneous!
- **Core's**
  - RISC-V core with an ISA mode, addressing mode and base implementation (Rocket, Zscale, etc)
- **Extensions**
  - Register classes, registers, instructions, etc beyond the base implementation

# CoreGen IR Internal Dependence Graph



# CoreGen Sample Extension IR

```

<extension>
  <core_extension type="rocc" name="SIMPLE-EXT28-EXT" num_instructions="1"
    num_register_class="1">
    <register_class name="simple-ext28-regclass" num_registers="1">
      <register name="reg0" index="0" width="64" register_attr="readwrite" simd="no" />
    </register_class>
    <instruction name="inst0" format="R" opcode="63" imm_enabled="no" funct3="0"
      funct7="0">
      <arg name="rd" type="output" register_class="GR64" register_class_type="standard" register_index_fixed="false" />
      <arg name="rs2" type="input" register_class="GR64" register_class_type="standard" register_index_fixed="false" />
      <arg name="rs1" type="input" register_class="simple-ext28-regclass" register_class_type="extended"
        register_index_fixed="false" />
    </instruction>
  </core_extension>
</extension>

```

This translates to:

*inst0 xN, reg0, xN*




# Need More?

*Contacts and More Info*



U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



Lawrence Berkeley  
National Laboratory



TEXAS TECH  
UNIVERSITY.



# What's Next for System Architect?

- Better support for Chisel3!
- More integration with existing RISC-V tools/environments
  - Boom, SIMD implementations, RV128, etc
- Frontend support to import:
  - Existing Chisel modules
  - Verilog
  - SystemVerilog
- CoreGen support for standalone extension IR
  - Analogous to standalone library IR

# Acknowledgements

- Department of Energy, Office of Science
- Laboratory of Physical Science




U.S. DEPARTMENT OF  
**ENERGY**

Office of  
Science



# More Info

- **OpenSoC Website:** <http://www.opensoc.community>



# More Info

- **LBL Computer Architecture Group:** <https://crd.lbl.gov/departments/computer-science/computer-architecture-group/>
- **TTU DISCL:** <http://discl.cs.ttu.edu>
- **Tactical Computing Labs:** <http://www.tactcomplabs.com>
  
- **Source Code:**
  - **LBL-CoDEX Github:** <https://github.com/LBL-CoDEX/>
  
  - **TTU OpenHPC Gitlab:** <http://discl.cs.ttu.edu/gitlab/groups/openhpc>

OpenSoC



System Architect

# “Open Source” *doesn't* mean “Low Performance”


Sometimes you get more than paid for...

Category	ARM Cortex A5	RISC-V Rocket
ISA	32-bit ARM v7	64-bit RISC-V v2
Architecture	Single-Issue In-Order 8-stage	Single-Issue In-Order 5-stage
Performance	1.57 DMIPS/MHz	1.72 DMIPS/MHz
Process	TSMC 40GPLUS	TSMC 40GPLUS
Area w/o Caches	0.27 mm <sup>2</sup>	0.14 mm <sup>2</sup>
Area with 16K Caches	0.53 mm <sup>2</sup>	0.39 mm <sup>2</sup>
Area Efficiency	2.96 DMIPS/MHz/mm <sup>2</sup>	4.41 DMIPS/MHz/mm <sup>2</sup>
Frequency	>1GHz	>1GHz
Dynamic Power	<0.080 mW/MHz	0.034 mW/MHz

Y. Lee UCB @ Hotchips 2017


# “Open Source” *doesn't* mean “Low Performance”

Sometimes you get more than paid for...




# Frontend & CoreGen

- OpenSoC System Architect
  - Serves as the user interface to CoreGen and other tools
  - Cross-platform GUI: Linux, OSX (Windows possible)
  - Integrated build & design environment
- CoreGen
  - C++ Library that handles IR, dependence analysis for SoC & extensions
  - CoreGen generates Chisel and LLVM compiler implementation



# OpenSoC Fabric Interconnect

- Handles all the “glue” logic between multiple cores and extensions
  - Caching hierarchy
  - Extensions
    - Black Box modules
    - RoCC modules
    - User-driven modules
  - On-chip fabric
  - Peripheral modules
  - Memory interfaces
- Written in Chisel to support the entire design flow



# OpenHPC CoreGen Implementation

- As an excellent test, we implemented the entire OpenHPC register, instruction and dependency specification in the CoreGen tool
- The development time is reduced from days to minutes!

```

1. vim
<!-- soc name="OHPC-DEF" num_cores="16" -->
<!-- core id="0" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="1" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="2" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="3" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="4" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="5" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="6" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="7" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="8" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="9" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="10" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="11" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="12" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="13" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="14" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
<!-- core id="15" riscv_base="RV64IMA" address_mode="64" core_extension_name="OHPC-DEF-EXT" --> />
</soc>
<!-- extension -->
<!-- core_extension type="nocx" name="OHPC-DEF-EXT" num_instructions="17" num_register_class="1" -->
<!-- register_class name="pr64" num_registers="12" -->
<!-- register name="p0" index="0" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p1" index="1" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p2" index="2" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p3" index="3" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p4" index="4" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p5" index="5" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p6" index="6" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="p7" index="7" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="plen" index="28" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="pstr" index="29" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="pbaddr" index="30" width="64" register_attr="readwrite" simd="no" --> />
<!-- register name="psize" index="31" width="64" register_attr="readwrite" simd="no" --> />
</register_class>
<!-- instruction name="grp" format="R" opcode="127" imm_enabled="no" funct3="0" funct7="0" -->
<!-- xarg name="rd" type="output" register_class="GR64" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs1" type="input" register_class="pr64" register_class_type="extended" register_index_fixed="false" --> />
</instruction>
<!-- instruction name="gwp" format="R" opcode="127" imm_enabled="no" funct3="1" funct7="0" -->
<!-- xarg name="rd" type="output" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs1" type="input" register_class="GR64" register_class_type="standard" register_index_fixed="false" --> />
</instruction>
<!-- instruction name="lbp" format="R" opcode="127" imm_enabled="no" funct3="0" funct7="1" -->
<!-- xarg name="rd" type="output" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs2" type="input" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs1" type="input" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
</instruction>
<!-- instruction name="lhp" format="R" opcode="127" imm_enabled="no" funct3="1" funct7="1" -->
<!-- xarg name="rd" type="output" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs2" type="input" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
<!-- xarg name="rs1" type="input" register_class="GR32" register_class_type="standard" register_index_fixed="false" --> />
</instruction>

```

# Contacts

- **David Donofrio:** [ddonofrio@lbl.gov](mailto:ddonofrio@lbl.gov)
- **Farzad Fatollahi-Fard:** [ffard@lbl.gov](mailto:ffard@lbl.gov)
- **John Leidel:** [john.leidel@ttu.edu](mailto:john.leidel@ttu.edu) / [jleidel@tactcomplabs.com](mailto:jleidel@tactcomplabs.com)
- **Xi Wang:** [xi.wang@ttu.edu](mailto:xi.wang@ttu.edu)
- **Yong Chen:** [yong.chen@ttu.edu](mailto:yong.chen@ttu.edu)