Designing RISC-V from the .pdf / A baseband processor extension to the ISA

Cecil Accetti R. de A. Melo – cecaccetti@sjtu.edu.cn

6th RISC-V workshop – Shanghai, China May 8-10 2017

> 5 北斗导航与位置服务重点实验室 Shanghai Key Laboratory of Navigation and Location-based Services







Agenda

Introductions

Embedded (SoC) system design for 3rd parties

Some reasons to develop your own CPU core

Designing RISC-V from the pdf

Oolong : A baseband processor extension for RISC-V

Next steps @ SJTU





Origins



Universidade Federal de Pernambuco







5/9/2017



Shanghai Key Laboratory of Navigation and Location-based Services

Embedded (SoC) system design for 3rd parties

Usual problem: Fit block A with blocks B and C for some task





\$\$\sigma\$\$ 北斗导航与位置服务重点实验室 Shanghai Key Laboratory of Navigation and Location-based Services

Embedded (SoC) system design for 3rd parties

Usual problem: Fit block A with blocks B and C for some task, but under US\$ x,





Shanghai Key Laboratory of Navigation and Location-based Services

Embedded (SoC) system design for 3rd parties

Usual problem: Fit block A with blocks B and C for some task, but under US\$ x and it should be easy to use and maintain.





Shanghai Key Laboratory of Navigation and Location-based Services

Embedded (SoC) system design for 3rd parties

Usual problem: Fit block A with blocks B and C for some task, but under US\$ x and it should be easy to use and maintain.



We could design all IP cores, but we'll still need a CPU to glue it all





Design your own CPU core Why? #1 Economics Deve

Development HW != Release HW



Shanghai Key Laboratory of Navigation and Location-based Services

Design your own CPU core Why? #1 Economics Dev

Development HW != Release HW

Stratix III Development Kit

USD 5,495 6th RISC-V Workshop, Shanghai - Cecil Accetti - SJTU



\$\$\sigma\$\$ 北斗导航与位置服务重点实验室 Shanghai Key Laboratory of Navigation and Location-based Services

Design your own CPU core Why? #1 Economics Development HW != Release HW



Cyclone III FPGA 22KLEs ~ USD 60 Board cost under USD 150

Stratix III Development Kit

5/9/2017





Design your own CPU core

Why?

#2 Owning the IP We needed a CPU, but

which one? Which ISA? How about the tools?

Our options:

NIOS : Licensing and Royalties \$ ARM : Licensing, royalties (and other costs) \$\$ OpenRISC Homebrew 8051 core





Design your own CPU core

Why?

#2 Owning the IP

We needed a CPU, but which one? Which ISA? How about the tools?

Our options:

NIOS : Licensing and Royalties \$ ARM : Licensing, royalties (and other costs) \$\$\$ <u>OpenRISC</u>

Homebrew 8051 core

Instruction sets **do** matter



\$\$\\$\$ 北斗导航与位置服务重点实验室 Shanghai Key Laboratory of Navigation and Location-based Services

Design your own CPU core Why?

#3: *"What I cannot create, I do not understand"*

Richard Feynman (1918-1988)

Opportunity to design something that I'd want to use



http://blogs.scientificamerican.com/oscillator/files/2013/07/feynman.jpg





http://www.eetimes.com/author.asp?doc_id=1323406





Design your own CPU core

RISC-V

- 131 page (readable) specification (User-level 2.1)
- Stable tools (GCC)
- "Make your own implementation"
- Open source ISA
- Efficient ISA
- Open, active community





Design your own CPU core

RISC-V

- 131 page (readable) specification (User-level 2.1)
- Stable tools (GCC)
- "Make your own implementation"
- Open source ISA
- Efficient ISA
- Open, active community



Designing RISC-V from the pdf

Pros

Complete freedom for architecture choice Incremental development – Most needed instructions first

Fit the target device (FPGA)





Designing RISC-V from the pdf

Cons

The CPU is just part of the problem.

We need a **Bus, Interrupts, Peripherals**, OS, and software (!) to make things work.

No standard way of interfacing with all those components.

Infrastructure is on its way, but not there yet







Microcontroller applications

- RV32IM ISA
- ~5000LEs (Altera)
- I/O
 - GPIO, UART, SPI,I²C, DACs and ADCs (external)
- Simple Access to peripherals
 - WISHBONE Bus, 2 to 3 clock cycles wait
 - Simple Bus -> Simple driver
 - More space in ROM for actual programs







- 3-stage pipeline
- M-mode only
- Static Branch prediction
- Harvard architecture
 - Boot ROM, Application RAM, Data RAM
- Interrupts
 - 2 Timers
 - Peripherals
- Up to 1.36 DMIPS/MHz





UFPE

Oolong (乌龙) RV32IMXOolong

- Uses FPGA multipliers (1 cycle latency)
- Instruction Set Extension for SDR
 - Software-defined Radio
 - Complex number arithmetic (fixed point)
 - Quadrature Modulation
 - Complex Multiply-accumulate
 - Galois Field GF(2) multiplication
 - AES256: 32% faster decryption
 - 8 bit SIMD
 - Voice, data, characters







Extended ISA

- 32 bit word (16 bit imaginary, 16 bit real)
 - ADCs and DACs usually work with <16bit words
 - 60dB SFDR for Quadrature Modulation



Ą	=	а	+	jł	C
---	---	---	---	----	---

0000000	rs2	rs1	000	rd	0001011	CADD rd, rs1, rs2
0100000	rs2	rs1	000	rd	0001011	CSUB rd, rs1, rs2
0010000	rs2	rs1	000	rd	0001011	CCONJ rd, rs1, rs2
0010000	rs2	rs1	001	rd	0001011	CMUL rd, rs1, rs2
0000110	rs2	rs1	001	rd	0001011	CABS rd, rs1, rs2
0000100	rs2	rs1	001	rd	0001011	CSMUL rd, rs1, rs2
0000010	rs2	rs1	001	rd	0001011	CMAC rd, rs1, rs2
0000000	rs2	rs1	011	rd	0001011	PXMUL rd, rs1, rs2
0000010	rs2	rs1	011	rd	0001011	VMUL rd, rs1, rs2
0100000	rs2	rs1	011	rd	0001011	VMAC rd, rs1, rs2
0000001	rs2	rs1	011	rd	0001011	VMUL rd, rs1, rs2
0000100	rs2	rs1	011	rd	0001011	VMAC rd, rs1, rs2

5/9/2017





Extended ISA

- Complex Multiplication
 - (a + jb) * (c + jd) = (ac bd) + j(ad + bc) : 8 instructions (cycles)

<pre>int cmplx_mac_re (int a_re,int a,int b, int c, int d) { return(a_re +(a*c - b*d)) ; }</pre>	<pre><cmplx_mac_re>: mul a1,a1,a3 mul a4,a2,a4 sub a1,a1,a4 add a0,a1,a0 ret</cmplx_mac_re></pre>	cmac a0, a1,a2
<pre>int cmplx_mac_im (int a_im,int a,int b, int c, int d) { return(a_im +(a*d + b*c)) ; } a)</pre>	<cmplx_mac_lm>: mul a1,a1,a4 mul a3,a2,a3 add a1,a1,a3 add a0,a1,a0 ret b)</cmplx_mac_lm>	с)





Extended ISA

- Complex Multiplication
 - (a + jb) * (c + jd) = (ac bd) + j(ad + bc) : 8 instructions
 - CMAC, CMUL
 - 20% faster MODEM

 $Re\{(a + jb) \times (c + jd)\} = a(c + d) - d(a + b)$ $Im\{(a + jb) \times (c + jd)\} = c(b - a) + a(c + d)$







Peripherals

- UART
- Interrupt Controller
- GPIO
- SPI/I²C
- Numerically controlled Oscillator (NCO)
- Digital Upconverter
- Digital Downconverter
- And more...







Shanghai Key Laboratory of Navigation and Location-based Services

Next steps: RISC-V development @SJTU

