STATUS OF THE RISC-V MEMORY CONSISTENCY MODEL

Daniel Lustig

May 10, 2017

🥺 NVIDIA.

THE RISC-V MEMORY MODEL IS FINE!

- If you're concerned about recent press, <u>don't be!</u>
- We're well aware of and on top of the issues
- We caught the spec bugs well before they'll actually affect any implementations in practice
- Great example of the benefits of open-source ISA

MEMORY CONSISTENCY MODEL

The set of rules specifying the values that can be legally returned by memory loads

SEQUENTIAL CONSISTENCY

- 1. All threads are interleaved into a single "thread"
- 2. The interleaved thread respects each thread's original instruction ordering ("program order")

SEQUENTIAL CONSISTENCY

- 1. All threads are interleaved into a single "thread"
- 2. The interleaved thread respects each thread's original instruction ordering ("program order")
- 3. Loads return the value of the most recent store to the same address, according to the interleaving

SEQUENTIAL CONSISTENCY

- 1. All threads are interleaved into a single "thread"
- 2. The interleaved thread respects each thread's original instruction ordering ("program order")
- 3. Loads return the value of the most recent store to the same address, according to the interleaving

For performance, most processors weaken rule #2

REORDERINGS ALLOWED BY RISC-V (AND OTHERS)





REORDERINGS ALLOWED BY RISC-V (AND OTHERS)



Where should RISC-V draw the line?

Sequential Consistency



Where should RISC-V draw the line?

Total Store Order (x86)

Sequential Consistency



Where should RISC-V draw the line?



Where should RISC-V draw the line?













WEAKENING EVEN FURTHER...

- 1. All threads are interleaved into a single "thread"
- 2. The interleaved thread respects each thread's original instruction ordering ("program order")
- 3. Loads return the value of the most recent store to the same address, according to the interleaving

For performance, most processors weaken rule #2

WEAKENING EVEN FURTHER...

- 1. All threads are interleaved into a single "thread"
- 2. The interleaved thread respects each thread's original instruction ordering ("program order")
- 3. Loads return the value of the most recent store to the same address, according to *(some other rules)*

For performance, most processors weaken rule #2

Most weaken rule #1 as well

 Q: Can I think of an execution as an interleaving of the instructions in each thread (in some order)?

- Q: Can I think of an execution as an interleaving of the instructions in each thread (in some order)?
- A: No! That would make it illegal to forward values from a store buffer!
 - Because with a store buffer, cores can read their own writes "early"



- Option 1: forbid store buffer forwarding, keep a simpler memory model, sacrifice performance
- Option 2: change the memory model to allow store buffer forwarding, at the cost of a more complex model
- Nearly all processors today choose #2



Q: Can I think of an execution as an interleaving of the instructions in each thread (in some order), with an exception for store buffer forwarding?

- Q: Can I think of an execution as an interleaving of the instructions in each thread (in some order), with an exception for store buffer forwarding?
- A: Yes, on x86 and ARMv8.2
 - simpler programming model

No, on IBM Power and GPUs

• more scalable; allows more HW optimizations

- Q: Can I think of an execution as an interleaving of the instructions in each thread (in some order), with an exception for store buffer forwarding?
- A: Yes, on x86 and ARMv8.2
 - simpler programming model

No, on IBM Power and GPUs -

• more scalable; allows more HW optimizations

x86 and ARMv8.2 are "(other-/weak-) multi-copy atomic"

IBM Power and GPUs are not multi-copy atomic



















PENDING/POSSIBLE CHANGES TO THE MODEL

Feature	Status
Multi-copy atomicity	Major debate!
Enforce same-address ordering (including load-load pairs)	Required!
Forbid load-store reordering (for accesses to different addresses)	Still sorting out the details!
Enforce ordering of address/control/data-dependent instructions	
Which FENCE types? (.pr, .pw, .sr, .sw? Other?)	

HOW DOES THE MODEL AFFECT YOU?

- **<u>Programmers</u>**: it doesn't, unless you're writing assembly
- **Compiler writers**: this is really important! Let's talk!
- Architects of simple cores/SoCs: this shouldn't affect you, but if you get more aggressive, check back in
- Architects of high-performance cores/SoCs: this will affect how aggressive you can be, and will determine how much complexity can/can't get exposed beyond the ISA. Let's talk!

IT'S ALWAYS SAFE TO BE CONSERVATIVE

- If your architecture is simple and conservative (in-order pipeline, simple memory design, etc.), it will be compliant with any model we'll use
 - e.g., if the model chooses to allow non-atomicity, your implementation can still safely be multi-copy atomic
 - e.g., if you want to ignore the .pr, .pw, .sr, and .sw fence bits, and just always do a full fence, that's fine too
- The memory model committee will publish more specific and concrete guidance

CONCLUSIONS

- RISC-V memory model details are still being worked out
 - Expected timeline: months, not years
- These details largely only affect more aggressive future implementations; today's designs are unaffected
- Memory model committee will deliver spec + guidance
- If you're considering an aggressive design, or just want to get clarification or more detail, come talk to us!

dlustig@nvidia.com