#### Secure RISC-V

#### A FIPS140-2 Compliant Trust Module for Quad 64-bit RISC-V Core Complex

Shumpei Kawasaki, Murthy Vedula, Software Hardware Consulting Group Kesami Hagiwara, Cong-Kha Pham, University of Electro-Communications







1



## 30+ Years Security Hardware

1986

1991







- 1995 Modulo Exponentiation Coprocessor
- 1996 Java Card™ MULTOS
- 2003 C-Callable Crypto Library for Routers
- 2004 Contactless eMoney "Suica" (Sony Felica).
- 2008 Secure OS for Smart Phone.
- 2018 Apple Secure Enclave.



# **Open Sourcing Security**

- Proprietary CPUs designs are not disclosed (e.g. meltdown / spectrum).
- Third-party can confirm vulnerability for white box security functions (source code release).
- Open source security IPs will lowers barriers to secure systems and nurture future exciting application products (e.g. AI, cyberphysical systems, and robotics).
- This help transition from security based on "obscurity" to one based on "let enemy know".

## cryptospec

- cryptospec macro cell IP protects system and user secrets from unauthorized access.
- cryptospec is deeply embedded in 64-bit RISC-V system to prevent the main CPUs running unauthorized software. Makes go-or-no-go decision based on trust measure of the instructions/data.
- Has its own TLS software to establish its own secure connection with the server.



# **Cryptospec Secure OS**

- EEPROM/Flash/OTP stores long-term, permanent keys (e.g. RSA/DSA/ECDSA) and private keys (e.g. 3DES/AES/HMAC).
- RAM stores short-term (e.g. TLS session keys (e.g. 3DES/AES/HMAC).
- Privacy information is stored in on-chip Flash or external Flash encrypted.
- Own SSL/TLS separate from Linux SSL/TLS.
- Callback, Integrity check, Caller address list.

RAM	Normal Application Work Space	
	Secure Applet Work Space, Short- Term Keys, Downloaded Applets,	
OTP/ Flash/ PROM	Security Applets From Multiple 3 <sup>rd</sup> Parties (e.g. Anti-Cloning, Usage Control, Service Billling, etc.)	Long- Term Permanent /Private Keys
Mask ROM	Secure OS (Host Command APIs, Crypto Library APIs, Com APIs User Program Download, Anti-Tampering, SSL/TLS etc.)	
dware	Physical Memory Protection	
	Secure MCU (Secure OS) Normal MCU (RTOS)	

F

EEP

Hard

## System Block Diagram





#### Secure RISC-V System



# FIPS140-2 Certification

- Tamper-evident coatings or seals.
- Zeroization
- Methodically Tested and Checked: Design Assurance.
- Inputs: Security Architecture, Functional Tests, Developer Tests, Configuration Test and Developer Procedures.
- Vulnerability Analysis and Independent Testing.
- Previous Experience on FIPS140-2 Level 3 Certification.

## **Bi-Endianness**

- Many critical infrastructure (high-speed railroad, power plants, ) were constructed in big-endian. Despite secondary to little-endian, BIG-ENDIAN addition will be important for certain apps.
- We are ask OSS engineers in Japan in hope of making contribution to RISC-V.



#### Security Needs for Society 5.0 Cyber-Physical Systems



# Conclusions

- We are planning to develop an open security system level platform with assistance from METI and NEDO.
- The benefit will be a broader reach of security technologies to IoTs without fragmenting RISC-V systems.
- The security architecture is orthogonal to the existent and future RISC-V hardware (e.g. TEE addition) and software (OP-TEE) activities also assisted by METI.
- Emphasis on Japanese cabinet's Society 5.0 infrastructure applications led us to bi-endian architecture extensions.









**Keio University** 

THANKS GLADIO FO

• We are working with AIST, Hitachi, SECOM, Keio University, University of Tokyo, NEDO and METI to make this into a reality.

AND TECHNOLOGY (AIST)





Ministry of Economy, Trade and Industry