



# Status update of RISC-V P extension task group

**Chuan-Hua Chang**  
**Senior Director**  
**Andes Technology Corp.**

**2019 RISC-V Workshop Taiwan**



# RISC-V DSP (P) Extension TG

## ■ P extension task group charter

- Define and ratify Packed-SIMD DSP extension instructions operating on XLEN-bit integer registers for embedded RISC-V processors.
- Define compiler intrinsic functions that can be directly used in high-level programming languages.

■ **Chair: Chuan-Hua Chang, Andes Technology**

■ **Co-chair: Eric Flamand, Greenwaves Technology**

# RISC-V DSP (P) Extension Proposal

## ■ DSP instruction set proposal based on AndeStar™ V3 DSP ISA.

- Use RV32 and RV64 XLEN-bit GPRs.
- Support saturation and rounding.
- Support fixed-point and integer data types.
- **SIMD**-instructions with 8b, 16b, 32b element size.
- **Partial/Non-SIMD** DSP instructions operating on 8-bit, 16-bit, 32-bit and 64-bit data types.
- 64-bit signed/unsigned addition & subtraction (RV32)
- 64-bit addition with 16b/32b multiplications
  - ◆ E.g.,  $64 = 64 + 16 \times 16 + 16 \times 16$
  - ◆ E.g.,  $64 = 64 + 32 \times 32$



# GPR vs Separate Register

- GPR-based SIMD is a more efficient, low power DSP solution for embedded systems running applications in various domains such as audio/speech decoding and processing, IoT sensor data processing, wearable fitness devices, etc.
- It addresses the need for **high performance generic code processing**, as well as **digital signal processing**.



# 16-Bit SIMD Instructions



A yellow cloud-shaped graphic containing the following SIMD operations:

- **+** **×**
- <<** **Min** **Max**
- >>** **Clip** **ABS**
- Compare**
- Signed**
- Unsigned**


# 8-Bit SIMD Instructions



— + ×  
Min Max  
Unpack ABS  
Compare  
Signed  
Unsigned




# Dual 16x16 & 32-Bit Add/Sub (RV32)



**6x Baseline operation**

# 2 Dual 16x16 & 32-Bit Add/Sub (RV64)




**12x Baseline operation**






# Dual 16x16 & 64-Bit Add/Sub (RV32)



**2.6x Q15 dot prod**




# Quad 16x16 & 64-Bit Add/Sub (RV64)



**3.6x Q15 dot prod**




# Quad 8x8 & 32-Bit Add (RV32)



**3.4x Q7 dot prod**

# Dual Quad 8x8 & 32-Bit Add (RV64)



7.7x Q7 dot prod



# 64-bit Data Type

- **Use pairs of GPRs on RV32.**
- **Use a GPR on RV64.**
- **Needed for compiler to generate DSP instructions automatically.**
- **The 64-bit operand type is an interface specification. An implementation can still implement 2R1W register file with multi-cycle reads/writes to support the 64-bit type on RV32.**



# DSP Library Speedup



## ■RV32

Speedup		Basic	Complex	Controller	Filtering	Matrix	Statistics	Transform	Utils	Average /Max
D25 / N25 (RV32)	AVG	2.4	1.62	1.84	2.26	1.62	2.44	1.29	1.08	<b>1.82</b>
	MAX	5.16	4.09	2.13	4.11	2.75	4.39	1.78	1.43	5.16

## ■RV64

Speedup		Basic	Complex	Controller	Filtering	Matrix	Statistics	Transform	Utils	Average /Max
DX25 / NX25 (RV64)	AVG	4.73	1.92	1.31	2.41	3.04	4.14	1.28	1.19	<b>2.5</b>
	MAX	10.81	4.14	1.59	5.04	6.83	8.51	1.67	2.72	10.81

# DSP ISA Performance

## ■ Helix MP3 decoder

<b>GCC Compiler</b>	<b>Decode (MCPS)</b>
Compile with RV32IMC ISA	20.78
Compile with RV32IMC + DSP ISA	11.27
Cycle reduction %	46%

<b>GCC Compiler</b>	<b>Decode (MCPS)</b>
Compile with RV64IMC ISA	14.85
Compile with RV64IMC + DSP ISA	11.31
Cycle reduction %	23%

\* MCPS: Millions of Cycles Per Second



# P Task Group Progress



- **Created P extension instruction proposal spreadsheet for TG members to review.**
- **Benchmarking on DSP library functions for the usefulness of these instructions.**
  - About ~100 instructions are used in DSP library and audio/speech codec optimizations.
- **Preparing detailed instruction operation specification.**
- **Preparing toolchain and simulator release for TG members to evaluate the use of these instructions.**





**Thank you**