



# **Andes RISC-V Processor Solutions**

**From Edge to Cloud**

**Kevin Chen, Ph.D.  
Senior Architect**

**Dec. 11, 2019**



# Andes Corporate Overview

**14-Year Veteran CPU IP Company**

- IPO in 2017

**>1 Billion Andes-Embedded SoC Chips Per Year**

- >180 commercial licensees

**Silicon Valley Tie**

- Core R&D from AMD, DEC, Intel, MIPS, nVidia, and Sun

**RISC-V Founding Member and Major Contributor**

- Chairing Task Groups
- Contributing to GNU, LLVM, uBoot, glibc, Linux, and more




# RISC-V Customers

## ■ Edge to Cloud:

- ADAS
- AIoT
- Blockchain
- Comm. (BT, WiFi, 5G)
- Datacenter AI accelerators
- FPGA
- MCU
- Multimedia: A/V, AR/VR
- SSD: enterprise/consumer
- Security

■ ~50% use AI

■ 40nm to 7nm





# Andes RISC-V Processor Lineup



|                              | RV32         | RV64   |  |
|------------------------------|--------------|--------|--|
| Cache-Coherent<br>1-4 Cores  | A25MP        | AX25MP |  |
| Linux with<br>FPU/DSP        | A25          | AX25   |  |
| Fast/Compact<br>with FPU/DSP | N25F<br>D25F | NX25F  |  |

5-stage



# Andes RISC-V Processor Lineup

RV32

RV64

**Vector**

**Superscalar**

|                              |              |        |   |  |
|------------------------------|--------------|--------|---|--|
| Cache-Coherent<br>1-4 Cores  | A25MP        | AX25MP | <b>27-Series:</b><br><br>A/N*27V<br><b>Vector</b> Ext.<br>MemBoost<br>and more. | <b>45-Series:</b><br><br>A/N*45<br><b>Superscalar</b><br>MemBoost<br>and more. |
| Linux with<br>FPU/DSP        | A25          | AX25   |   |  |
| Fast/Compact<br>with FPU/DSP | N25F<br>D25F | NX25F  |   |  |
|                              | 5-stage      |        | 5-stage   | 8-stage  |

**Common feature: Andes Custom Extension (ACE)**

# First RISC-V Cores with RV-P

## ■ P-Extension ISA for efficient SIMD/DSP (based on GPRs)

$$32 = 32 + 8 \times 8 + 8 \times 8 + 8 \times 8 + 8 \times 8$$

RV32 performs one set of the above; RV64 performs 2 independent sets


## ■ Significant speedups on audio:

- MP3 decoder: **2.0x**
- AMR voice codec: **3.7x**



## ■ Significant speedups on AI:

- Keyword Spotting (Tensorflow model): **5.2x**
- Image classification (CIFAR10): **14x**
- Face detection (P-net): **8.9x**



# Create Your Own Instructions with ACE

| Items           | Description   |   |
|-----------------|---|---|
| Operands        | <b>standard</b>   | immediate, GPR, baseline memory (thru CPU)  |
|                 | <b>custom</b>   | <ul style="list-style-type: none"><li>• ACR, ACM, ACP (ACE Register, Memory, Port)<br/>-- With an arbitrary width and number</li><li>• ACR operands can be "implied" to save opcode</li></ul> |
| Instructions    | <b>scalar</b>   | single-cycle, or multi-cycle  |
|                 | <b>vector</b>   | <b>for</b> loop, or <b>do-while</b> loop  |
|                 | <b>background option</b>  | retire immediately, and continue execution in the background. Applicable to scalar and vector.  |
| Auto Generation | <ul style="list-style-type: none"><li>- Opcode assignment: automatic based on <u>bits required for operands</u></li><li>- All required tools, and simulator (C or SystemC)</li><li>- <b>RTL code for instruction decoding, operand mapping, dependence checking, input accesses, output updates</b></li><li>- Waveform control file</li></ul> |   |

ARM's recent offering

*Thanks ARM for finally recognizing the importance. But, it's too little.*



**Thank You !**