

Rambus

An Open Source Approach to Security

R

Helena Handschuh, Rambus Fellow
RISCV Security Standing Committee Chair

RISCV Summit @ Santa Clara 12/11/2019



Why do we need an open source approach?

- Sharing specifications with peers can advance development faster
- Compliance is critical to build up an ecosystem
- Interoperability
- No security by obscurity
- Open formal models allow to test for security issues
- Formalizing the security test tools and development tools
- Make tools available to entire community
- Reason on security models and functionality

Ways the RISC-V Foundation can help...

→ Let's start with a clean slate: RISC-V open specifications

- **Secure Processor Ingredients...**

- RISC-V base Instruction Set Architecture (ratified)
- Privilege specification defining privilege modes (Machine, Supervisor, Hypervisor, User)
- Security Extensions:
- Crypto extensions (Richard Newell, Microchip) and a Trusted Execution Environment TG (Joe Xie, Nvidia)

- **HW ecosystem:** 69 cores available here: <https://riscv.org/risc-v-cores/>

- **Software ecosystem:**

- [Simulators](#), [Object toolchain](#), [Debugging](#), [C compilers and libraries](#)
- [Boot loaders and monitors](#), [OS and OS kernels](#)
- [Compilers and runtimes for other languages](#), [IDEs](#)
- [..... Security \(!\)](#)



WEBSITE	Type: Cores Supplier: Darklife User spec: most of RV32I License: BSD Primary Language: Verilog Bit Processor: 32	Core: E31 ISA: RV32IMAC OS Capability: RTOS Bit Processor: 32 Device: HiFive Availability: public since 2016Q4
D25F Type: Cores Supplier: Andes Prin. spec: 1.11 User spec: RV32GCP + Andes V5 ext. License: Andes Commercial Primary Language: Verilog Bit Processor: 32	freedom Type: Cores Supplier: SiFive Prin. spec: 1.11-draft License: BSD Primary Language: C/Verilog	Freedom U540 Type: SoCs Supplier: SiFive Core: U54 (4 cores), E51 (1 management core) ISA: RV64GC (application cores), RV64IMAC (management core) OS Capability: Linux Bit Processor: 64 Device: HiFive Unleashed development board Availability: public since 2018Q1
FE310-G002 Type: SoCs Supplier: SiFive Core: E31 ISA: RV32IMAC	GAP8 Type: SoCs	PRODUCT PAGE

RISCV Foundation Task Groups relating to Security

Crypto extensions Task Group

(Richard Newell, Microchip)

(Derek Atkins, SecureRF)

- Approach based on vector extensions
- AES instructions (1 round, full round)
 - 128, 192, 256; done
- SHA-2 instructions (16 rounds, full round)
 - SHA-256 and SHA-512; almost done
- Need to convert AES and SHA-2 into specs now
- Looking into accelerating Public Key Crypto algorithms
 - Long integer arithmetic
 - Post Quantum specific extensions? NIST announced a round 3 to begin in ~June 2020 (for 18 months); standard in 2024
- Future directions:
 - More light-weight approach: could recommend subset of vector extensions only
 - XCrypto (Bristol): scalar instructions, rotates, etc. to have SW run faster

TEE Task Group

(Joe Xie, Nvidia)

(Nick Kossifidis, Forth)

- HW:
 - PMP Physical Memory Protection based on Privilege spec 1.12; poll ongoing.
 - IO PMP proposal 0.1; good feedback so far.
 - Next: Control Flow Integrity (CFI) ext.
- SW:
 - Secure Monitor architecture
 - Secure boot architecture
 - TEE APIs: OS-TA, App-TA, TA-TA, TA-SecMon, Attestation of a TA, TEE/TA Mgmt.

RISCV Foundation and GlobalPlatform



- MoU signed about two months ago;
- Makes formal liaisons possible and feedback from each other on early spec drafts
- Announced at GP Fall meetings in Madrid last month
- Most likely intersect: lightweight TEE APIs for IoT

- Common interest in:
 - TEE specifications; how to simplify for IoT versus Mobile world
 - Security certification – seeking input/feedback from RISC-V Community on SESIP scheme
 - TEE protection profile already exists; GP working on a Secure MCU protection profile next

Taxonomy and related DARPA SSITH activities

SSC Vice-Chair: Joe Kiniry, Galois

(note: results are not part of RISC-V Foundation but will be made available when green lighted by DARPA)

- “Lando” : a formal specification language for HW design with 4 sublanguages:
 - A system spec language
 - Architecture language
 - Product line engineering language
 - Security property specification language
- A domain model for specifying security properties.
 - Ex: formalization of the NIST CWEs related to buffer/memory errors
- BESSPIN: a tool suite for formal reasoning
 - GRIFT: subsystem of tool suite already contributed to RISC-V Formal TG
- Platform specs and security-enriched ISA:
 - Secure voting machine platform spec includes security properties/guarantees (DefCon)
 - 6 other platform specs based on RISC-V SoCs

Top 10 Challenges in Security for RISC-V Community

- Micro-architectural security implementation flaws
 - Regular side-channel attacks (TA, SPA, DPA)
 - Cache timing side-channel attacks
 - Speculative execution issues (Spectre, Meltdown, Foreshadow,...)
- Security Certification and Assurance
 - Open-source versus confidential/proprietary specs?
 - How to address security certification when implementation security is “out of scope”
- Post-Quantum Crypto acceleration
 - Accelerate lattice based, code based, super-singular isogeny based primitives?
- Security Vulnerabilities Disclosure program?
 - Should we have one ? How to set it up ?



Conclusion

- Open source approach is great
- Many new opportunities
- Thriving RISC-V ecosystem

- How to address security in the RISC-V world is a complex question
 - Most serious security issues result from micro-arch flaws
 - Many good ideas and initiatives already
 - Still many open problems to work on



Call to action!





Thank you

Rambus
Data • Faster • Safer