What’s New!

Andes Technology Corp. Announces EdgeQ to Deliver Converged 5G and AI Silicon Platform with AndesCore™ RISC-V License for the 5G Open Radio Access Network | GlobeNewswire

| In the News, What's New | No Comments
San Jose, Jan. 26, 2021 (GLOBE NEWSWIRE) -- Andes Technology Corporation (TWSE: 6533), a leading supplier of high efficiency, low-power 32/64-bit RISC-V processor cores and founding premier member of RISC-V…

RISC-V – Ready to Break Free

RISC-V: The Free and Open RISC Instruction Set Architecture

Technology. Opportunity. Community.

RISC-V International is a non-profit organization supporting the free and open RISC instruction set architecture and extensions. We enable the community to spend their time and resources innovating and not duplicating.
Join us and see how open technical collaboration along with the support of many RISC-V programs can accelerate your business.

Keep up with the vibrant RISC-V Community by following us on social channels

For the latest update, watch Calista’s keynote at RISC-V Summit

Keynote: RISC-V Unconstrainted Growth and Opportunity
Calista Redmond – RISC-V International

RISC-V Blog

Where to start with RISC-V

| Blog | No Comments
Originally posted on Medium How to get started, where to contribute, and what to do next RISC-V made the news recently when BeagleBoard.org revealed the BeagleV (Beagle Five) SBC (single…

Overview of Diplomacy for writing effective hardware design language Chisel (Japanese)

| Blog, Blog (Japanese) | No Comments
ハードウェア記述言語Chiselをもっともっと活用するためのDiplomacy概説 発表者:msyksphinz (FPGA開発日記著者) @msyksphinz_dev https://msyksphinz.hatenablog.com Chisel使ってますか? Scalaをベースとしたハードウェア構築言語. 高位合成言語ではない SiFiveのRISC-V IPで採用されている Rocket-Chip : https://github.com/chipsalliance/rocket-chip BOOM : https://github.com/riscv-boom/riscv-boom Chiselの基礎 : 「Chiselを始めたい人に読んで欲しい本」 https://nextpublishing.jp/book/12162.html ChiselがVerilogを生成するまで ChiselはScalaのDSLなので、Chisel CompilerはScalaで記述してある Chisel CompilerはFIR (Flexible Interpretation Representation)と呼ばれる中間言語を生成する FIRはScalaの文法と関係ない FIRをFIRRTLという変換器を使ってVerilogに変換する FIRRTLもScalaで記述してある (FIRはScalaのDSLではないので、Scalaで作る必要はないと思うけど...)  …

In the News

Entering 5G, Andes Technology’s performance this year has risen again (Chinese) | Su Jiawei, Commercial Times

| In the News | No Comments
RISC-V silicon intellectual property (IP) factory Andes Technology (6533) successfully used the RISC-V architecture to catch up with the 5G, automotive and game console craze. The legal person is optimistic that…

RISC-V: what is it all about? | Nigel Charig, Power & Beyond

| In the News | No Comments
UC Berkeley developed the RISC-V instruction set as a CPU lingua franca for computer chips; an architecture used by all chipmakers and owned by nonei. Here, we look at RISC-V…

Announcements

RISC-V International Annual Awards

| Announcements | No Comments
Each year, RISC-V International recognizes certain members of the community who have gone above and beyond in their dedication and effort with RISC-V. These are the awards for 2020. RISC-V…

Stream Computing Joins RISC-V International as a Premium Member

| Announcements | No Comments
Silicon startup Stream Computing to join the RISC-V Board of Directors and Technical Steering Committee to advance open source AI innovation Zurich – Dec. 8, 2020 – RISC-V International, a…

Join RISC-V International

RISC-V International comprises more than 500 members building the first open, collaborative community of software and hardware innovators powering innovation at the edge forward. Through various events and workshops, RISC-V International is changing the way the industry works together and collaborates – creating a new kind of open hardware and software ecosystem. Become a member today and help pioneer the industry’s future de facto ISA for design innovation.

Join Now

Premier Members

Stay Connected With RISC-V