Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Co-Founder and CTO, Ventana Micro Systems
Greg is Co-Founder and CTO of Ventana Micro Systems.
Chief Technologist & Founder, VRULL GmbH
Dr. Philipp Tomsich is the Chief Technologist and Founder of VRULL, an engineering consultancy focused on building, enabling, and optimizing the software ecosystems for next-generation silicon solutions.
Head of Technical Operation, Alibaba Cloud
Dr. David(Wei) Chen is the Head of Technical Operations of CPU Product at Alibaba T-Head, mainly focus on building RISC-V CPU ecosystem. He is also the vice chair of Application and Tools HC in RISC-V International.
Before that David was the director of Arm education program in APAC and then China, his interests are academic projects on embedded systems, IOT, and AI technology. David also has professional positions in several top universities in China. He received his MS and PhD degrees in Mechanical Engineering from Michigan Technological University.
Principal Architect, Akeana
Akeana is (so far) a stealth-mode company, actively developing in the RISC-V space. Dave began his career creating cross-development tools for embedded processors, then served as an ISA Architect for another UCB RISC-based architecture (SPARC) at Sun & Oracle. There, he was responsible for the architectural consistency, architecture specifications, opcode space management, and coordination of all ISA extensions for 20+ yrs. That work required collaboration across many technical disciplines and multiple companies. He also served for 7 years as a Director on the Board of SPARC International (an organization parallel to RISC-V International). After that, he served in the Architecture Research department at Arm, then in 2021 joined Akeana.
CTO, Aril Inc
Earl is CTO of Aril Inc. In his career he has worked as a software engineer (operating systems, compilers, and networking) and microprocessor architect. He graduated from MIT in 1978 (B.S. Electrical Engineering and Computer Science), first working on software at BBN and LLNL, and subsequently in software and microprocessor design at MIPS, QED, SGI, and Tensilica, all silicon valley companies engaged in creating microprocessor products for both general-purpose and embedded computing as well as some experience in HPC. Earl was a co-founder and CTO of QED, and held the title Director of Architecture at each of the other companies. His microprocessor work has resulted in 34 patents issued so far. He has been involved in the specification of several Instruction Set Architectures.
Director, Stream Computing
Dr. Fujie Fan is the Research & Development Director of Stream Computing. He is leading the ISA development and standardization for RISC-V based AI processor. As an architect, he designed the RISC-style Matrix ISA of Stream Computing, and provided a high-performance open-source implementation for RISC-V Vector/Matrix extensions. His research areas mainly focus on AI chip design, computer architecture and RISC-V hardware/software ecosystem.
Haihe Laboratory of IT
Dr. Jack Li has been working in the field of high performance computing and heterogeneous acceleration for a long time. He has in-depth research in the fields of high-performance architecture design, operating system design, compiler optimization, general data compression technology, and heterogeneous computing acceleration systems for genetics and bioinformatics. He has published numerous papers in conferences and journals such as PACT, PPoPP, USENIX Security, Cell Genomics and holds several patents.
Platform Architect, Qualcomm
James Ball is a member of the Qualcomm platform architecture team in San Diego. He is an industry veteran with over 30 years of experience primarily in computer architecture, ISA design, and embedded processor architecture & design. 20 years ago James created the FPGA-optimized Nios II RISC instruction set and processor cores while at Altera (now part of Intel). He joined the FPGA architecture team and before leaving Intel 2 years ago to join Qualcomm he created a proof of concept for Nios V (RISC-V version). Before Intel, James worked at ARC International (now part of Synopsys) on microcontroller & trace RTL design, Xerox PARC as an ASIC architecture & RTL designer for imaging processing ASICs, and Sun Microsystems in the SPARC architecture team and UltraSPARC III RTL design. He holds over 15 patents in the areas of CPU architecture, FPGA architecture, trace, and image processing. James is originally from Canada (graduated from University of Waterloo) but now considers California his home.
Jianlin Gao is the Director of panglai laboratory in Tencent . He is a expert in IC and OS software, developed the edge AI chip“penglai” and cloud side AI chip “zixiao” as main architect , also designed the codec chip “canghai”, support H265 and H266 encode.
SW Product Management Director at Intel Corporation
John is SW Product Management Director at Intel Corporation.
Chief Scientist/Founder at Tactical Computing Laboratories
Dr. John Leidel is the Chief Scientist and Founder of Tactical Computing Laboratories where he leads efforts in developing advanced architectural and programming model techniques for scalable high performance and data intensive computing platforms. Dr. Leidel is currently the PI for several funded efforts to extend the RISC-V architecture for various high performance, data intensive computing platforms.
Associate Professor, Chinese Academy of Sciences
Dr. Kan Shi is currently an Associate Professor at the Institute of Computing Technology, Chinese Academy of Sciences. His research interests include agile chip design, reconfigurable computing, and cloud data center architecture.
Dr. Shi earned his PhD from Imperial College London, and then worked at Intel UK R&D center as an SoC Design Engineer, with focus on developing FPGA-based SmartNIC/DPU/IPU and their applications in cloud data centers.
Principal Research Engineer, ICS-FORTH
Nick Kossifidis is a principal research engineer at the FORTH research center in Greece, with extensive experience in networking, systems software, and security. He has worked as an IT security consultant and penetration tester for Fortune 500 companies on high profile projects, and is an active contributor on security and software related topics within the RISC-V technical committee and the RISC-V community in general. Nick has multiple contributions in open source projects, including various subsystems of the Linux kernel, and is currently working on the bringup, validation, and optimization process of various RISC-V prototypes of the European Processor Initiative (EPI). He is also an activist and open source advocate, with an interest in community wifi networks and radio stations, open governance, and privacy.
Senior Director of CPU Hardware Engineering, Imagination Technologies
Ozgur Ozkurt is Senior Director of Engineering of CPU at Imagination Technologies responsible for all RISC-V processors development across Imagination since October 2021. Previously, he was managing engineering teams at Arm in CPU and Display processor products; also, has been a technical lead for various Display and Image Signal Processor products since 2013. Prior to Arm, Ozgur was a research engineer at Vestek working on various computer vision algorithms and their hardware implementations used in 3D TVs and gesture recognition.
At Arm, he was a member of the Design Steering Committee, ensuring consistency in quality and PPA analysis across all product lines. He has been a member of the VESA and HDMI Consortiums. He has experience on FUSA processor development and overall system performance analysis. He earned his MSc in EE on Embedded Video Systems in 2012 from BAU Istanbul.
Director of Technical Planning & Research Collaboration, Huawei
Peter is Director of Technical Planning & Research Collaboration at Huawei.
Director of Software Engineering, Syntacore
Sergey Yakushkin is the Director of Software Engineering at Syntacore, a company developing microprocessor IP based on RISC-V architecture. He has more than 15 years of experience in compilers, code-generation and optimizations for novel ISA and processor micro-architecture, debugging, profiling and simulation tools, design of domain-specific and architecture description languages for retargetable tools and hardware-software co-design. He has worked at academia and major companies including Intel, RWTH, Huawei, and Synopsys and has participated in and published papers for conferences such as LLVM, DATE, DAC, HPCA.
Vice President of Architecture, SiFive
Dr. Shubu Mukherjee is SiFive’s VP of Architecture. Shubu is the winner of the ACM SIGARCH Maurice-Wilkes award in 2009, winner of the MICRO Test of Time award in 2022, a Fellow of ACM, a Fellow of IEEE, and the author of the book, “Architecture Design for Soft Errors.” Shubu holds 100+ patents and has written over 50+ technical papers in top architecture conferences and journals. Before joining SiFive in December 2019, Shubu worked at Marvell, Cavium, Intel, and Compaq for 21 years. He received his MS and Phd from the University of Wisconsin-Madison and his B.Tech. from the Indian Institute of Technology, Kanpur.
Principal Engineer, Seagate Technology
Stacey Secatch is a Principal Engineer at Seagate Technology, the global leader in data storage systems. She is a Performance Architect for the RISC-V program at Seagate. Past roles at Seagate include System Architecture and Firmware Development for Seagate SSDs. Prior to that, she specialized in verification: publishing numerous papers and participating in the UVM specification effort. Stacey received a Bachelor of Science in Engineering from the University of Michigan and a Master of Engineering from Colorado State University.
Co-founder & Project Director, PLCT Lab, ISCAS
Wei Wu is the co-founder and project director of the PLCT Lab. Under his leadership, the PLCT Lab is contributing to RISC-V ecosystem, especially in GNU Toolchain, LLVM, V8, QEMU and AOSP. He is the chairman of the OSDT working group, which is an active community focusing on open source developer tools and projects. He is passionate about pushing the boundary of the RISC-V ecosystem.
Chief Scientist, Beijing Institute of Open Source Chip
Yungang Bao is a Professor of Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS) and the director of Research Center of Advanced Computer Systems (ACS) of ICT-CAS. Prof. Bao founded China RISC-V Alliance (CRVA) and serves as the secretary-general of CRVA. His research interests include computer architecture and computer systems. His research work such as Labeled von Neumann Architecture (LvNA), Hybrid Memory Trace Tool (HMTT), Partition-Based DMA Cache and PARSEC 3.0 has been adopted by the industry including Alibaba, Huawei, Intel and the research community. He was a plenary keynote speaker at China National Computer Congress (CNCC) in 2016 and was invited to give a keynote presentation at ARM Research Summit 2018. He was the winner of CCF-Intel Young Faculty Award of the year for 2013. He won CCF-IEEE CS Young Computer Scientist Award and China’s National Lofty Honor for Youth under 40 of the year for 2019.
Co-Director, RIOS Laboratory
Dr. Zhangxi Tan is a co-director of the RISC-V International Open-source Laboratory (RIOS), leading open-source IP and software development that helps the RISC-V ecosystem world-class. Dr. Tan is an adjunct professor at Tsinghua-Berkeley Shenzhen Institute (TBSI). He received his PhD in computer science from UC Berkeley in 2013. He is specialized in computer architecture and VLSI designs. After graduating from Berkeley, he joined Pure Storage (NYSE: PSTG) as a Founding Engineer serving as a lead designer for Pure’s award winning FlashBlade product, which generates hundreds of million-dollar revenues every year and have many high-profile customers. Dr. Tan holds more than 20 US patents in flash storage systems and hardware accelerators. He also founded several startup companies in Silicon Valley and China in the chip design industry.
We send occasional news about RISC-V technical progress, news, and events.