As the RISC-V ISA is leveraged in more complex extended processors, maintaining cache coherency is becoming a significant factor. Verifying coherency across an SoC with a high degree of coverage is complex and time consuming. Working with RISC-V processor providers, including SiFive, Breker has developed a scalable solution that may be reapplied to different RISC-V processor configurations and runs common cache coherency test techniques across a broad range of cases. Unique integration verification issues that occur due to the open nature of the RISC-V ISA, its extensibility, and some of the applications in which it is being applied have come to light. This presentation shares various approaches to cache coherency verification, how they may be adapted to unique RISC-V issues, and how this may be encapsulated for reusability across different RISC-V applications.
Find out more about Breker’s RISC-V TrekApp: https://brekersystems.com/products/ri…
Find out more about Breker’s Cache Coherency TrekApp: https://brekersystems.com/products/ca…