Skip to main content

RISC-V Summit North America 2025 · Santa Clara, California - Oct 22-23 · Register Now

Ecosystem News

AB Open Article: Esperanto Announces 4,112-Core RISC-V AI Chip

WikiChip Fuse, Esperanto’s aim is to produce three intellectual property (IP) core families based on the open RISC-V architecture: ET-Maxion, a high-performance core designed as an alternative to Arm; ET-Minion, a high-efficiency core; and ET-Graphics, the first RISC-V-based graphics processor. Each will be implemented on Taiwan Semiconductor (TSMC)’s 7nm process node, the company has claimed, and will be available in hardware and licensable IP forms. To read more, please visit: https://abopen.com/news/esperanto-announces-4112-core-risc-v-ai-chip/]]>