RISC-V Summit North America Registration is OPEN! | Santa Clara, California | Oct 22-23 | Register Today
SiFive’s L2 cache controller has been merged, which should unblock the EDAC framework work and adds support for the RISC-V architecture to the nolibc header file To read more, please visit https://www.cnx-software.com/2019/07/11/linux-5-2-release-main-changes-arm-mips-risc-v-architectures/.]]>
Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.
For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy. Code of Conduct Policy. Antitrust Policy.
