Skip to main content

RISC-V Summit China 2025 begins THIS WEEK! | July 16-19 | Register Today

HaDes-V

TU

HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz’s EAS Group, this resource combines hands-on exercises in hardware/software co-design with practical implementation on the Basys3 FPGA board.