Skip to main content

RISC-V Summit North America Registration is OPEN! | Santa Clara, California | Oct 22-23 | Register Today

TU

HaDes-V

By
HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V processor using SystemVerilog and FPGA tools. Developed by TU Graz's EAS…
Read More