Skip to main content

RISC-V Summit Europe 2025 · Paris, France - 12-15 May · Register Now

Ecosystem NewsHPC

Andes teams on FPGA prototyping for RISC-V development

By April 23, 2025May 6th, 2025No Comments

Andes Technology has teamed with S2C to develop an FPGA-based prototyping system for its latest RISC-V cores with extensions.

The strategic deal uses S2C’s new Prodigy S8-100 FPGA prototyping platform, based on the AMD Versal Premium VP1902 adaptive SoC.

This provides up to 100m logic gates in a single FPGA to test out the latest RISC-V cores. The core can be integrated with extensions enabled by the Andes’ Automated Custom Extension (ACE) framework, and additional IP blocks.

Read More.