Skip to main content

System Software Engineer 5+Yrs Bangalore, India

System Software Engineer 5+Yrs Bangalore, India

Website SiFive Inc

Join the Risc-V wave with SiFive

As a System Software Engineer, you will work with system architecture and hardware engineering teams to help design and evaluate systems, including CPUs, interconnects, firewalls, and related IP blocks.  You’ll work with our software group to design software implementations that take advantage of hardware features and integrate cleanly with existing operating systems, such as Linux. You’ll write software for Linux kernel, device drivers, OpenSBI, u-boot, Yocto/OpenEmbedded. You’ll be a part of creating something big, all based around the RISC-V instruction set architecture.

Responsibilities:

  • Design, develop, upstream and release system software: Linux kernel, device drivers, OpenSBI, u-boot, Yocto/OpenEmbedded (both SiFive-proprietary and public open source)
  • Engage with architecture, hardware engineering, and other software engineering teams to review, and refine features

Requirements:

  • At least 6 years of experience developing architecture-level code or device drivers in C for multiprocessor, multithreaded open source kernels such as Linux or BSD, with upstream involvement
  • Proven experience with upstream development on high-level operating systems such as Linux
  • Strong communication, co-working, and listening skills
  • Experience working with hardware architecture and engineering teams
  • Experience debugging complex multicore systems
  • Experience debugging with GDB, JTAG and OpenOCD
  • Experience with git, Makefile, GNU toolchain and shell scripting
  • Experience with device drivers, virtualization, IOMMUs, power management or SoC platform security
SiFive is proud to be an equal employment opportunity workplace. We offer a competitive compensation package; employee stock option program, and much more.

To apply for this job please visit boards.greenhouse.io.

View All Jobs

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.