Data61 has today released an initial version of seL4 for RISC-V (pronounced risk-five), a free and open Instruction Set Architecture (ISA*) enabling a new era of processor innovation through open standard collaboration.
Future versions of the seL4 microkernel will fully support the RISC-V architecture. The RISC-V Foundation has significant backing from over 100 members including major industry players such as IBM, Google, Microsemi, Qualcomm, Samsung, Western Digital and many more.
CSIRO has joined the RISC-V Foundation to participate in ongoing work and contribute to the RISC-V ISA specification with the aim of enhancing overall security.
https://www.csiro.au/en/News/News-releases/2018/RISC-V-security-connected-devices
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy