The European Union’s consortium to develop European microprocessors for future supercomputers has taken a few more steps towards its goal of delivering a locally made exascale chip by 2025. The EPI is just the processor part of the EuroHPC Joint Undertaking. General manager and project co-ordinator Philippe Nollet, an ATOS VP, in charge of EPI processor development, has made clear that it does not involve the intended exascale machine’s memory or interconnect or the actual building of the machine.
In June, a European Investment Bank (EIB) report – Financing the future of supercomputing – mentioned building a European exascale capability with mainly European hardware. … Just a month before, a presentation (PDF) by Barcelona Supercomputing Center (BSC) director Professor Mateo Valero, looking at the EPI and RISC-V, provided a timetable slide. … Gen 2 will go into an exascale system in 2023-2025.The second stream appeared to be for an accelerator chip and system with “RISC-V” identified.
To read more, please visit: https://www.theregister.co.uk/2018/07/17/europes_exascale_supercomputer_chips/
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy