Today, chips can be manufactured with a wide range of semiconductor IP, ranging from central processing (CPUs) and graphics processing units (GPUs) to power management and other analog devices, arranged on a single slab of silicon like articles on the front page of a newspaper. Not only are SoCs taking longer and longer to design, adding to overall engineering costs, but the manufacturing costs are also mounting.
Testing that the hardware and software are functioning correctly is also growing more expensive. Trying to change that is UltraSoC, which has announced a new debugging tool that can evaluate complete SoCs rather than just individual cores. UltraSoC said that the new UltraDevelop tool can trim development costs, save time and even enhance software running on multicore, multithreaded chips using a number of different architectures. The company, led by chief executive officer Rupert Baine and founded in 2005, has also developed debugging tools that support the new open-source RISC-V architecture.
To read more, please visit: https://www.electronicdesign.com/embedded-revolution/startup-adds-artificial-intelligence-debugging-tool.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy