OpenISA has officially launched the VEGAboard microcontroller development board, based on the PULP Platform’s RI5CY and Zero-RI5CY RISC-V core, and it’s giving them away to encourage adoption of the free instruction set architecture (ISA).
Developed in partnership with the Parallel Ultra Low Power (PULP) Platform, Express Logic, Foundries.io, Ashling, IAR Systems, and Segger, the OpenISA VEGAboard is powered by an NXP Semiconductors RV32M1 chip which combines Arm Cortex-M0 and Cortex-M4 CPUs with RI5CY and Zero-RI5CY cores on a single board. The design also includes an on-board radio with Bluetooth Low Energy (BLE), generic frequency-shift keying (FSK), and IEEE 802.15.4 support, operating in the 2.36-2.48 GHz range.
To read more, please visit: https://abopen.com/news/openisa-launches-new-free-risc-v-vegaboard/
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy