Skip to main content
In the News

Western Digital Boasts Of “Gratifying” SweRV Response, Releases FPGA Reference Design

By April 15, 2019May 12th, 2021No Comments

Western Digital has announced a strong response to the release of its RISC-V based open silicon SweRV Core, along with the availability of an official implementation for field-programmable gate array (FPGA) use.
Announced back in December 2018 as part of a company-wide initiative to transition data processing products away from proprietary cores to alternatives based on the RISC-V instruction set architecture (ISA), released in January this year, and the subject of a deep-dive analysis by Tom Verbeure last month, Western Digital’s SweRV Core is provided under the Apache Licence 2.0 alongside a simulator dubbed Whisper and a cache coherency fabric.
To read more, please visit:

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.