Skip to main content
In the News

Andes Records A Rapid Growth Of Design Wins In 2018 For Its New Family Of RISC-V Processor Cores

By April 8, 2019May 12th, 2021No Comments

Andes Technology Corporation, a leading supplier of small, low-power, high performance 32/64-bit embedded CPU cores, including a broad family of RISC-V cores, announced it achieved a record number of design wins for its new family of RISC-V processors during 2018. These include the 32-bit N25F/A25 and 64-bit NX25F/AX25. This represents a dramatic growth in the number of licenses signed soon after introduction of the RISC-V cores. Adoption of the RISC-V architecture is rapidly accelerating in China, spreading throughout the Asia Pacific region, and sweeping the U.S. Over a third of the 21 licensee agreements were signed in China and another third in Taiwan with the rest in the U.S., Korea and Japan. The wins are going into a wide range of application. Nearly half of the sockets are in artificial intelligence designs, where RISC-V plays an important role. Other applications adopting RISC-V include block chain, communications, fingerprint recognition, FPGA, IoT, security applications, and solid-state storage devices.
The rapid growth of RISC-V proves that increasing numbers of developers are adopting RISC-V architecture for their applications. Key to Andes successful lead in the RISC-V market was its rapid adoption of the RISC-V architecture. “We are thrilled at the customer acceptance of our RISC-V product line,” declared Andes Technology President, Frankwell Jyh-Ming Lin. “We joined the RISC-V Foundation as founding member because we were convinced of the commercial viability of the RISC-V CPU. In addition, the RISC-V architecture contains many of the fundamental elements already in our existing CPU IP product family. As a result, once the RISC-V foundation published the instruction set architecture (ISA), Andes was able to quickly develop our line of 32/64-bit RISC-V IP cores.” Owning to Andes’ rich experience in providing CPU IP, Andes achieved competitive advantage by meeting customers’ needs for RISC-V processor cores. “The advantage our IP has over competitive offerings is its ability to use special extensions already in existing Andes’ CPU IP to improve performance, plus other features such as PowerBrake, to reduce peak CPU power consumption; StackSafe™, to enhance system safety; and CoDense™ to reduce overall code size for a design.”
To read more, please visit:

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.