Skip to main content
In the News

The Linley Group Article: Andes Strengthens Its RISC-V Arsenal

By April 17, 2019May 12th, 2021No Comments

Andes has upgraded its A25 and AX25 RISC-V CPUs, adding cache-coherent multicore support in the new MP models along with an optional DSP extension. The designs implement the AndeStar V5 ISA, which is a superset of RISC-V. The A25 is compatible with RISC-V’s 32-bit RV32 ISA, and the 64-bit AX25 is compatible with RV64. They employ the same architecture as the company’s N25 and NX25, respectively, but add an MMU to run Linux.
To read more, please visit: Copyright © 2019 The Linley Group

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.