Researchers at the University of Michigan have developed what they claim is an ‘unhackable’ self-encrypting processor based on the RISC-V instruction set architecture (ISA).
The open nature of the RISC-V instruction set architecture (ISA), one of a growing number of free and open source silicon (FOSSi) ISAs designed to bring competition to proprietary architectures like x86 and Arm, makes it well-suited to use in research projects. Most of these projects concentrate on creating highly-scalable designs, but researchers at the University of Michigan have opted to concentrate on security – creating an ‘unhackable’ processor, a claim which sounds like a challenge to security researchers the world over.
To read more, please visit: https://www.bit-tech.net/news/tech/cpus/researchers-unveil-unhackable-morpheus-processor/1/.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy