Mixed signal foundry X-FAB Silicon Foundries and crowd-sourcing IC platform Efabless Corp. have announced silicon availability of a RISC-V based mixed signal system-on-chip (SoC) reference design. The open-source semiconductor project went from design start to tape-out in less than three months using the Efabless design flow based on open-source tools.
The mixed-signal SoC, called Raven, is based on the community developed ultra-low power PicoRV32 RISC-V core. Efabless has successfully bench-tested the Raven at 100MHz and based on simulations the design should be able to operate at up to 150MHz. Raven’s open-source top-level design utilizes X-FAB proprietary analog IP and is created with an open-source design flow.
To read more, please visit: https://www.eetimes.com/document.asp?doc_id=1334815
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy