Skip to main content
In the News

EET India Article: Embedded Benchmark Needs Support

By June 12, 2019May 12th, 2021No Comments

EmBench aims to deliver a single performance score based on a suite of about 20 real-world applications, mainly sourced from an earlier effort, the Bristol/Embecosm Embedded Benchmark Suite (BEEBS). It also plans to report metrics for code size and latency but not floating-point performance or power consumption.
Figures will generally be reported based on a geometric mean and geometric standard deviation to a reference platform. It tentatively picked PULP RI5CY, an open-source 32-bit RISC-V core from the Integrated Systems Lab at ETH Zürich in Switzerland, as its reference.
EmBench started as an idea from David A. Patterson, a Berkeley professor who helped launch the RISC-V initiative and the MLPerf benchmark for AI accelerators.
To read more, please visit:

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.