A discussion of how shifting instructions work on RISC-V processors.
The notes shown in this video are available for free here: https://github.com/johnwinans/rvalp/r…
Previous PostIs SiFive the RISC-V Standard Bearer, or a Design Mercenary? | Brandon Lewis, Embedded Computing Design
Next PostInspirational Women in STEM and Tech: “When you show up with authentic passion, vision and discipline you become the role model others want to work with” | With Calista Redmond of RISC-V International
