Skip to main content

Imperas RISC-V reference simulator and model extended for coverage analysis, plus test suite for latest RISC-V Vector Instruction Extensions.

riscvOVPsim™ updated for the latest RISC-V Vector Instructions Specification, for coverage-based DV methodologies with Verification IP for architectural validation.

Read the full press release.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.