In the News

Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open Source

By RISC-V Community NewsFebruary 24, 2021February 25th, 2021No Comments

Presented by Pete Alexander, John Holden, Harry Cooper, Byron Theobald, Aaryaman Bhattacharya, Matthew Johns, University of Southampton

Previous PostRISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension | Design & Resuse
Next PostOpenHW Group highlights how verification is a key aspect of the open-source CORE-V processor IP

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy

Expanding a RISC-V Processor with Vector Instructions for Accelerating Machine Learning | British Computer Society Open Source

Previous PostRISC-V International Unveils Fast Track Architecture Extension Process and Ratifies ZiHintPause Extension | Design & Resuse

Next PostOpenHW Group highlights how verification is a key aspect of the open-source CORE-V processor IP

Stay Connected With RISC-V