As Imperas releases advanced SystemVerilog reference technology for RISC-V processor verification it brings together Peter Flake, Simon Davidmann, and Phil Moorby to discuss their involvement in the creation of Verilog and SystemVerilog.
Previous PostWanxiang Blockchain Forms RISC-V International Blockchain SIG with Ecosystem Partners | Wanxiang Blockchain
Next PostRISC-V: è la miglior risorsa per diventare indipendenti dalle CPU americane | RISC-V: is the best resource for becoming independent of American CPUs | tecnoandroid, Alexander Pope (Italian)
