In the News

RiVer Core: A RISC-V Core Verification Framework

By RISC-V Community NewsJune 30, 2021No Comments

InCore and Tessolve announce the availability of our open source RISC-V Core Verification tool – RiVer Core. RiVer Core is a python based extensible and scalable framework aimed at providing a central control point for all major aspects of a RISC-V processor verification flow. The tool is fully open source under the permissive BSD-3 Clause License.

The repository is hosted on Github – https://github.com/incoresemi/river_core

Read the full article.

Previous PostBSC, Codeplay and SiFive help accelerate applications on RISC-V thanks to V-extension support in LLVM
Next PostOn-Board Decision Making in Space with Deep Neural Networks and RISC-V Vector Processors

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

Copyright © 2021 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy

RiVer Core: A RISC-V Core Verification Framework

Previous PostBSC, Codeplay and SiFive help accelerate applications on RISC-V thanks to V-extension support in LLVM

Next PostOn-Board Decision Making in Space with Deep Neural Networks and RISC-V Vector Processors

Stay Connected With RISC-V