RISC-V Chiplet Startup Raises $38m, Targets Data Center Compute | Nitin Dahad, EE Times

By RISC-V Community NewsSeptember 6, 2021September 7th, 2021No Comments

Ventana Micro Systems, a RISC-V startup headquartered in Cupertino, CA, has emerged from stealth announcing $38 million in funding and revealing details of its multi-core system-on-chip (SoC) chiplet targeting data center compute.

Established in 2018, Ventana’s offers RISC-V CPUs with extensible instruction set capability delivered in the form of multi-core chiplets. It also offers a customizable SoC chiplet that hyperscalers could adopt to get a head start on their own product designs, rather than take a few years to develop their own custom processors.

Read the full article.

Previous PostA Low-Power Asynchronous RISC-V Processor With Propagated Timing Constraints Method | Zhiyu Li, Yuhao Huang, Longfeng Tian, Ruimin Zhu, Shanlin Xiao, and Zhiyi Yu, IEEE XPlore
Next PostRNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures | Gianna Paulin, Renzo Andri, Francesco Conti, and Luca Benini, IEEE Xplore

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.

RISC-V Chiplet Startup Raises $38m, Targets Data Center Compute | Nitin Dahad, EE Times

Previous PostA Low-Power Asynchronous RISC-V Processor With Propagated Timing Constraints Method | Zhiyu Li, Yuhao Huang, Longfeng Tian, Ruimin Zhu, Shanlin Xiao, and Zhiyi Yu, IEEE XPlore

Next PostRNN-Based Radio Resource Management on Multicore RISC-V Accelerator Architectures | Gianna Paulin, Renzo Andri, Francesco Conti, and Luca Benini, IEEE Xplore

Stay Connected With RISC-V