Skip to main content

Intel’s Nios V soft processor for its FPGAs uses the RISC-V: RV32IA architecture with atomic extensions, 5-stage pipeline and AXI4 interfaces.

Intel has developed a soft IP microcontroller core for its FPGAs using the oipen source RISV-V instruction set. The Nios V processor is the next generation of soft processor for Intel’s Cycline, Stratix and Aria FPGAs based on the open-source RISC-V Instruction Set Architecture. This processor is available in the Intel Quartus Prime Pro Edition Software starting with version 21.3. This follows the 32bit Nios II, launched over a decade ago by Altera in Quartus 8.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.