Skip to main content

The rate of RISC-V architecture adoption is quickly snowballing, and for good reason, its influence in the industry is increasing.

Besides the core architecture and its true reduced instruction set architecture (ISA), it is enhanced by a series of standardized extensions (Figure 1). For example, a 32-bit RISC-V core (RV32) that supports single-precision floating-point and also compressed instructions would be designated RV32FC, per the extension list shown.

Read the full article. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.