Skip to main content
In the News

Costs Of Static HW Partitioning On RISC-V | Ralf Ramsauer, Stefan Huber, Konrad Schwarz, Jan Kiszka, Wolfgang Mauerer, Semiconductor Engineering

By August 25, 2022August 29th, 2022No Comments

A new technical paper titled “Static Hardware Partitioning on RISC-V — Shortcomings, Limitations, and Prospects” was published by researchers at Technical University of Applied Sciences (Regensburg, Germany) and Siemens AG (Corporate Research).

“On embedded processors that are increasingly equipped with multiple CPU cores, static hardware partitioning is an established means of consolidating and isolating workloads onto single chips. This architectural pattern is suitable for mixed-criticality workloads that need to satisfy both, real-time and safety requirements, given suitable hardware properties.

Read the full abstract and download the full paper. 

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.