Antmicro uses open source to introduce pragmatic innovation into areas which have traditionally been heavily reliant on proprietary technologies such as ASIC and FPGA. Due to high complexity and long design cycles, testing and verification are of critical importance especially in ASIC development. To bridge between the established methodologies and the emerging workflows, in collaboration with its customers Antmicro is improving SystemVerilog support in open source tools and working towards adding open source UVM capabilities to Verilator. At the same time, reflecting the company’s software-driven approach, it is popularizing modern frameworks such as Cocotb, an open source Python-based verification framework, and showing how it can be used for RISC-V cores and entire SoCs written in any HDL, including SystemVerilog.
Stay Connected With RISC-V
We send occasional news about RISC-V technical progress, news, and events.
Copyright © 2023 RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy