Skip to main content
Ecosystem News

Bluespec collaborates with Synopsys to address growing verification demands for RISC-V design community

Industry-leading Synopsys VCS simulation and Verdi hardware/software debug solutions accelerate verification and validation of RISC-V cores

Bluespec Inc., announced today a collaboration with Synopsys to provide Synopsys reference methodologies for verification and hardware/software debug of RISC-V system designs with Bluespec RISC-V cores. As the open and extensible RISC-V Instruction Set Architecture (ISA) continues to see growing adoption, the demands for functional verification of RISC-V-based SoCs is also increasing. This collaboration provides the RISC-V community with proven flows that can be used to accelerate the verification and software/hardware debug of RISC-V processors and systems.

Read the full press release.