Skip to main content
In the News

Semidynamics and SignatureIP create a fully tested RISC-V multi-core environment and CHI interconnect

By October 3, 2023October 4th, 2023No Comments

Barcelona, Spain  3 October, 2023 — There is an ever-increasing demand for more powerful chip designs for advanced applications, such as AI and ML, that require many cores on one chip. To facilitate this, Semidynamics and SignatureIP have partnered to integrate their respective IPs to provide a fully-tested RISC-V, multi-core environment and CHI interconnect for the development of state-of-the-art chip designs.

Read the full article.

Stay Connected With RISC-V

We send occasional news about RISC-V technical progress, news, and events.