
UC Berkeley developed the RISC-V instruction set as a CPU lingua franca for computer chips; an architecture used by all chipmakers and owned by nonei. Here, we look at RISC-V and some of the technology and applications it has facilitated.
RISC-V Summit North America 2025 · Santa Clara, California - Oct 22-23 · Register Now
UC Berkeley developed the RISC-V instruction set as a CPU lingua franca for computer chips; an architecture used by all chipmakers and owned by nonei. Here, we look at RISC-V and some of the technology and applications it has facilitated.
Copyright © RISC-V International®. All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International.
For trademark usage guidelines, please see our Brand Guidelines and Privacy Policy. Code of Conduct Policy. Antitrust Policy.